mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-09 04:21:49 +08:00
d8740be159
cpu/ChangeLog: 2020-06-02 Jose E. Marchesi <jose.marchesi@oracle.com> * bpf.cpu (define-bpf-isa): Set base-insn-bitsize to 64. * bpf.opc (bpf_print_insn): Do not set endian_code here. gas/ChangeLog: 2020-06-04 Jose E. Marchesi <jose.marchesi@oracle.com> * config/tc-bpf.c (md_begin): Pass CGEN_CPU_OPEN_INSN_ENDIAN to bpf_cgen_cpu_open. (md_assemble): Remove no longer needed hack. opcodes/ChangeLog: 2020-06-04 Jose E. Marchesi <jose.marchesi@oracle.com> * disassemble.c (disassemble_init_for_target): Set endian_code for bpf targets. * bpf-desc.c: Regenerate. * bpf-opc.c: Likewise. * bpf-dis.c: Likewise. |
||
---|---|---|
.. | ||
bpf.cpu | ||
bpf.opc | ||
ChangeLog | ||
cris.cpu | ||
epiphany.cpu | ||
epiphany.opc | ||
fr30.cpu | ||
fr30.opc | ||
frv.cpu | ||
frv.opc | ||
ip2k.cpu | ||
ip2k.opc | ||
iq10.cpu | ||
iq2000.cpu | ||
iq2000.opc | ||
iq2000m.cpu | ||
lm32.cpu | ||
lm32.opc | ||
m32c.cpu | ||
m32c.opc | ||
m32r.cpu | ||
m32r.opc | ||
mep-avc2.cpu | ||
mep-avc.cpu | ||
mep-c5.cpu | ||
mep-core.cpu | ||
mep-default.cpu | ||
mep-ext-cop.cpu | ||
mep-fmax.cpu | ||
mep-h1.cpu | ||
mep-ivc2.cpu | ||
mep-rhcop.cpu | ||
mep-sample-ucidsp.cpu | ||
mep.cpu | ||
mep.opc | ||
mt.cpu | ||
mt.opc | ||
or1k.cpu | ||
or1k.opc | ||
or1kcommon.cpu | ||
or1korbis.cpu | ||
or1korfpx.cpu | ||
sh64-compact.cpu | ||
sh64-media.cpu | ||
sh.cpu | ||
sh.opc | ||
simplify.inc | ||
xc16x.cpu | ||
xc16x.opc | ||
xstormy16.cpu | ||
xstormy16.opc |