mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-09 04:21:49 +08:00
e7e8118132
Ed Satterthwaite <ehs@broadcom.com> * mips3d.igen: New file which contains MIPS-3D ASE instructions. * Makefile.in (IGEN_INCLUDE): Add mips3d.igen. * mips.igen: Include mips3d.igen. (mips3d): New model name for MIPS-3D ASE instructions. (CVT.W.fmt): Don't use this instruction for word (source) format instructions. * cp1.c (fp_binary_r, fp_add_r, fp_mul_r, fpu_inv1, fpu_inv1_32) (fpu_inv1_64, fp_recip1, fp_recip2, fpu_inv_sqrt1, fpu_inv_sqrt1_32) (fpu_inv_sqrt1_64, fp_rsqrt1, fp_rsqrt2): New functions. (NR_FRAC_GUARD, IMPLICIT_1): New macros. * sim-main.h (fmt_pw, CompareAbs, AddR, MultiplyR, Recip1, Recip2) (RSquareRoot1, RSquareRoot2): New macros. (fp_add_r, fp_mul_r, fp_recip1, fp_recip2, fp_rsqrt1) (fp_rsqrt2): New functions. * configure.in: Add MIPS-3D support to mipsisa64 simulator. * configure: Regenerate.
192 lines
4.7 KiB
Plaintext
192 lines
4.7 KiB
Plaintext
dnl Process this file with autoconf to produce a configure script.
|
|
sinclude(../common/aclocal.m4)
|
|
AC_PREREQ(2.5)dnl
|
|
AC_INIT(Makefile.in)
|
|
|
|
SIM_AC_COMMON
|
|
|
|
dnl Options available in this module
|
|
SIM_AC_OPTION_INLINE()
|
|
SIM_AC_OPTION_ALIGNMENT(NONSTRICT_ALIGNMENT)
|
|
SIM_AC_OPTION_HOSTENDIAN
|
|
SIM_AC_OPTION_WARNINGS
|
|
|
|
# DEPRECATED
|
|
#
|
|
# Instead of defining a `subtarget' macro, code should be checking
|
|
# the value of {STATE,CPU}_ARCHITECTURE to identify the architecture
|
|
# in question.
|
|
#
|
|
case "${target}" in
|
|
mips*tx39*) SIM_SUBTARGET="-DSUBTARGET_R3900=1";;
|
|
mipsisa32*-*-*) SIM_SUBTARGET="-DTARGET_ENABLE_FR=1";;
|
|
mipsisa64*-*-*) SIM_SUBTARGET="-DTARGET_ENABLE_FR=1";;
|
|
*) SIM_SUBTARGET="";;
|
|
esac
|
|
AC_SUBST(SIM_SUBTARGET)
|
|
|
|
|
|
|
|
#
|
|
# Select the byte order of the target
|
|
#
|
|
mips_endian=
|
|
default_endian=
|
|
case "${target}" in
|
|
mips64el*-*-*) mips_endian=LITTLE_ENDIAN ;;
|
|
mips64vr*el-*-*) default_endian=LITTLE_ENDIAN ;;
|
|
mips64*-*-*) default_endian=BIG_ENDIAN ;;
|
|
mips16*-*-*) default_endian=BIG_ENDIAN ;;
|
|
mipsisa32*-*-*) default_endian=BIG_ENDIAN ;;
|
|
mipsisa64*-*-*) default_endian=BIG_ENDIAN ;;
|
|
mips*-*-*) default_endian=BIG_ENDIAN ;;
|
|
*) default_endian=BIG_ENDIAN ;;
|
|
esac
|
|
SIM_AC_OPTION_ENDIAN($mips_endian,$default_endian)
|
|
|
|
|
|
|
|
#
|
|
# Select the bitsize of the target
|
|
#
|
|
mips_addr_bitsize=
|
|
case "${target}" in
|
|
mips64*-*-*) mips_bitsize=64 ; mips_msb=63 ;;
|
|
mips16*-*-*) mips_bitsize=64 ; mips_msb=63 ;;
|
|
mipsisa32*-*-*) mips_bitsize=32 ; mips_msb=31 ;;
|
|
mipsisa64*-*-*) mips_bitsize=64 ; mips_msb=63 ;;
|
|
mips*-*-*) mips_bitsize=32 ; mips_msb=31 ;;
|
|
*) mips_bitsize=64 ; mips_msb=63 ;;
|
|
esac
|
|
SIM_AC_OPTION_BITSIZE($mips_bitsize,$mips_msb,$mips_addr_bitsize)
|
|
|
|
|
|
|
|
#
|
|
# Select the floating hardware support of the target
|
|
#
|
|
mips_fpu=HARDWARE_FLOATING_POINT
|
|
mips_fpu_bitsize=
|
|
case "${target}" in
|
|
mips*tx39*) mips_fpu=HARD_FLOATING_POINT
|
|
mips_fpu_bitsize=32
|
|
;;
|
|
mips64*-*-*) mips_fpu=HARD_FLOATING_POINT ;;
|
|
mips16*-*-*) mips_fpu=HARD_FLOATING_POINT ;;
|
|
mipsisa32*-*-*) mips_fpu=HARD_FLOATING_POINT ; mips_fpu_bitsize=64 ;;
|
|
mipsisa64*-*-*) mips_fpu=HARD_FLOATING_POINT ; mips_fpu_bitsize=64 ;;
|
|
mips*-*-*) mips_fpu=HARD_FLOATING_POINT ; mips_fpu_bitsize=32 ;;
|
|
*) mips_fpu=HARD_FLOATING_POINT ;;
|
|
esac
|
|
SIM_AC_OPTION_FLOAT($mips_fpu,$mips_fpu_bitsize)
|
|
|
|
|
|
|
|
#
|
|
# Select the level of SMP support
|
|
#
|
|
case "${target}" in
|
|
*) mips_smp=0 ;;
|
|
esac
|
|
SIM_AC_OPTION_SMP($mips_smp)
|
|
|
|
|
|
|
|
#
|
|
# Select the IGEN architecture
|
|
#
|
|
sim_gen=IGEN
|
|
sim_igen_machine="-M mipsIV"
|
|
sim_m16_machine="-M mips16"
|
|
sim_igen_filter="32,64,f"
|
|
sim_m16_filter="16"
|
|
case "${target}" in
|
|
mips*tx39*) sim_gen=IGEN
|
|
sim_igen_filter="32,f"
|
|
sim_igen_machine="-M r3900"
|
|
;;
|
|
mips64vr43*-*-*) sim_gen=IGEN
|
|
sim_igen_machine="-M mipsIV"
|
|
;;
|
|
mips64vr5*-*-*) sim_gen=IGEN
|
|
sim_igen_machine="-M vr5000"
|
|
;;
|
|
mips64vr41*) sim_gen=M16
|
|
sim_igen_machine="-M vr4100"
|
|
sim_m16_machine="-M vr4100"
|
|
sim_igen_filter="32,64,f"
|
|
sim_m16_filter="16"
|
|
;;
|
|
mips64*-*-*) sim_igen_filter="32,64,f"
|
|
sim_gen=IGEN
|
|
;;
|
|
mips16*-*-*) sim_gen=M16
|
|
sim_igen_filter="32,64,f"
|
|
sim_m16_filter="16"
|
|
;;
|
|
mipsisa32*-*-*) sim_gen=IGEN
|
|
sim_igen_machine="-M mips32"
|
|
sim_igen_filter="32,f"
|
|
;;
|
|
mipsisa64sb1*-*-*) sim_gen=IGEN
|
|
sim_igen_machine="-M mips64,sb1"
|
|
sim_igen_filter="32,64,f"
|
|
;;
|
|
mipsisa64*-*-*) sim_gen=IGEN
|
|
sim_igen_machine="-M mips64,mips3d"
|
|
sim_igen_filter="32,64,f"
|
|
;;
|
|
mips*lsi*) sim_gen=M16
|
|
sim_igen_machine="-M mipsIII,mips16"
|
|
sim_m16_machine="-M mips16,mipsIII"
|
|
sim_igen_filter="32,f"
|
|
sim_m16_filter="16"
|
|
;;
|
|
mips*-*-*) sim_gen=IGEN
|
|
sim_igen_filter="32,f"
|
|
;;
|
|
esac
|
|
sim_igen_flags="-F ${sim_igen_filter} ${sim_igen_machine} ${sim_igen_smp}"
|
|
sim_m16_flags=" -F ${sim_m16_filter} ${sim_m16_machine} ${sim_igen_smp}"
|
|
AC_SUBST(sim_igen_flags)
|
|
AC_SUBST(sim_m16_flags)
|
|
AC_SUBST(sim_gen)
|
|
|
|
|
|
#
|
|
# Add simulated hardware devices
|
|
#
|
|
hw_enabled=no
|
|
case "${target}" in
|
|
mips*tx39*)
|
|
hw_enabled=yes
|
|
hw_extra_devices="tx3904cpu tx3904irc tx3904tmr tx3904sio"
|
|
mips_extra_objs="dv-sockser.o"
|
|
SIM_SUBTARGET="$SIM_SUBTARGET -DTARGET_TX3904=1"
|
|
;;
|
|
*)
|
|
mips_extra_objs=""
|
|
;;
|
|
esac
|
|
SIM_AC_OPTION_HARDWARE($hw_enabled,$hw_devices,$hw_extra_devices)
|
|
AC_SUBST(mips_extra_objs)
|
|
|
|
|
|
# Choose simulator engine
|
|
case "${target}" in
|
|
*) mips_igen_engine="engine.o"
|
|
;;
|
|
esac
|
|
AC_SUBST(mips_igen_engine)
|
|
|
|
|
|
AC_PATH_X
|
|
mips_extra_libs=""
|
|
AC_SUBST(mips_extra_libs)
|
|
|
|
AC_CHECK_HEADERS(string.h strings.h stdlib.h stdlib.h)
|
|
AC_CHECK_LIB(m, fabs)
|
|
AC_CHECK_FUNCS(aint anint sqrt)
|
|
|
|
SIM_AC_OUTPUT
|