mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-15 04:31:49 +08:00
582e12bf76
This patch supports some additions to the SVE architecture prior to
its public release.
include/
* opcode/aarch64.h (AARCH64_OPND_SVE_ADDR_RI_S4x16)
(AARCH64_OPND_SVE_IMM_ROT1, AARCH64_OPND_SVE_IMM_ROT2)
(AARCH64_OPND_SVE_Zm3_INDEX, AARCH64_OPND_SVE_Zm3_22_INDEX)
(AARCH64_OPND_SVE_Zm4_INDEX): New aarch64_opnds.
opcodes/
* aarch64-tbl.h (OP_SVE_HMH, OP_SVE_VMU_HSD, OP_SVE_VMVU_HSD)
(OP_SVE_VMVV_HSD, OP_SVE_VMVVU_HSD, OP_SVE_VM_HSD, OP_SVE_VUVV_HSD)
(OP_SVE_VUV_HSD, OP_SVE_VU_HSD, OP_SVE_VVVU_H, OP_SVE_VVVU_S)
(OP_SVE_VVVU_HSD, OP_SVE_VVV_D, OP_SVE_VVV_D_H, OP_SVE_VVV_H)
(OP_SVE_VVV_HSD, OP_SVE_VVV_S, OP_SVE_VVV_S_B, OP_SVE_VVV_SD_BH)
(OP_SVE_VV_BHSDQ, OP_SVE_VV_HSD, OP_SVE_VZVV_HSD, OP_SVE_VZV_HSD)
(OP_SVE_V_HSD): New macros.
(OP_SVE_VMU_SD, OP_SVE_VMVU_SD, OP_SVE_VM_SD, OP_SVE_VUVV_SD)
(OP_SVE_VU_SD, OP_SVE_VVVU_SD, OP_SVE_VVV_SD, OP_SVE_VZVV_SD)
(OP_SVE_VZV_SD, OP_SVE_V_SD): Delete.
(aarch64_opcode_table): Add new SVE instructions.
(aarch64_opcode_table): Use imm_rotate{1,2} instead of imm_rotate
for rotation operands. Add new SVE operands.
* aarch64-asm.h (ins_sve_addr_ri_s4): New inserter.
(ins_sve_quad_index): Likewise.
(ins_imm_rotate): Split into...
(ins_imm_rotate1, ins_imm_rotate2): ...these two inserters.
* aarch64-asm.c (aarch64_ins_imm_rotate): Split into...
(aarch64_ins_imm_rotate1, aarch64_ins_imm_rotate2): ...these two
functions.
(aarch64_ins_sve_addr_ri_s4): New function.
(aarch64_ins_sve_quad_index): Likewise.
(do_misc_encoding): Handle "MOV Zn.Q, Qm".
* aarch64-asm-2.c: Regenerate.
* aarch64-dis.h (ext_sve_addr_ri_s4): New extractor.
(ext_sve_quad_index): Likewise.
(ext_imm_rotate): Split into...
(ext_imm_rotate1, ext_imm_rotate2): ...these two extractors.
* aarch64-dis.c (aarch64_ext_imm_rotate): Split into...
(aarch64_ext_imm_rotate1, aarch64_ext_imm_rotate2): ...these two
functions.
(aarch64_ext_sve_addr_ri_s4): New function.
(aarch64_ext_sve_quad_index): Likewise.
(aarch64_ext_sve_index): Allow quad indices.
(do_misc_decoding): Likewise.
* aarch64-dis-2.c: Regenerate.
* aarch64-opc.h (FLD_SVE_i3h, FLD_SVE_rot1, FLD_SVE_rot2): New
aarch64_field_kinds.
(OPD_F_OD_MASK): Widen by one bit.
(OPD_F_NO_ZR): Bump accordingly.
(get_operand_field_width): New function.
* aarch64-opc.c (fields): Add new SVE fields.
(operand_general_constraint_met_p): Handle new SVE operands.
(aarch64_print_operand): Likewise.
* aarch64-opc-2.c: Regenerate.
gas/
* doc/c-aarch64.texi: Document that sve implies fp16, simd and compnum.
* config/tc-aarch64.c (parse_vector_type_for_operand): Allow .q
to be used with SVE registers.
(parse_operands): Handle new SVE operands.
(aarch64_features): Make "sve" require F16 rather than FP. Also
require COMPNUM.
* testsuite/gas/aarch64/sve.s: Add tests for new instructions.
Include compnum tests.
* testsuite/gas/aarch64/sve.d: Update accordingly.
* testsuite/gas/aarch64/sve-invalid.s: Add tests for new instructions.
* testsuite/gas/aarch64/sve-invalid.l: Update accordingly. Also
update expected output for new FMOV and MOV alternatives.
125 lines
5.2 KiB
C
125 lines
5.2 KiB
C
/* aarch64-dis.h -- Header file for aarch64-dis.c and aarch64-dis-2.c.
|
|
Copyright (C) 2012-2017 Free Software Foundation, Inc.
|
|
Contributed by ARM Ltd.
|
|
|
|
This file is part of the GNU opcodes library.
|
|
|
|
This library is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3, or (at your option)
|
|
any later version.
|
|
|
|
It is distributed in the hope that it will be useful, but WITHOUT
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
|
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
|
|
License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; see the file COPYING3. If not,
|
|
see <http://www.gnu.org/licenses/>. */
|
|
|
|
#ifndef OPCODES_AARCH64_DIS_H
|
|
#define OPCODES_AARCH64_DIS_H
|
|
#include "bfd_stdint.h"
|
|
#include "aarch64-opc.h"
|
|
|
|
/* Lookup opcode WORD in the opcode table.
|
|
|
|
In the case of multiple aarch64_opcode candidates, one of them will be
|
|
returned; for other candidate(s), call aarch64_find_next_opcode to
|
|
obtain. Note that aarch64_find_next_opcode finds the next
|
|
aarch64_opcode candidate in a way as if all related aarch64_opcode
|
|
entries were in a single-link list.
|
|
|
|
N.B. all alias opcodes are ignored here. */
|
|
|
|
const aarch64_opcode* aarch64_opcode_lookup (uint32_t);
|
|
const aarch64_opcode* aarch64_find_next_opcode (const aarch64_opcode *);
|
|
|
|
/* Given OPCODE, return its alias, e.g. given UBFM, return LSL.
|
|
|
|
In the case of multiple alias candidates, the one of the highest priority
|
|
(or one of several aliases of the same highest priority) will be
|
|
returned; for the other candidate(s), call aarch64_find_next_alias_opcode
|
|
to obtain. Note that aarch64_find_next_alias_opcode finds the next
|
|
alias candidate in a way as if all related aliases were in a single-link
|
|
list with priority from the highest to the least. */
|
|
|
|
const aarch64_opcode* aarch64_find_alias_opcode (const aarch64_opcode *);
|
|
const aarch64_opcode* aarch64_find_next_alias_opcode (const aarch64_opcode *);
|
|
|
|
/* Switch-table-based high-level operand extractor. */
|
|
|
|
int aarch64_extract_operand (const aarch64_operand *, aarch64_opnd_info *,
|
|
const aarch64_insn, const aarch64_inst *);
|
|
|
|
/* Operand extractors. */
|
|
|
|
#define AARCH64_DECL_OPD_EXTRACTOR(x) \
|
|
int aarch64_##x (const aarch64_operand *, aarch64_opnd_info *, \
|
|
const aarch64_insn, const aarch64_inst *)
|
|
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_regno);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_regno_pair);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_regrt_sysins);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_reglane);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_reglist);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_ldst_reglist);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_ldst_reglist_r);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_ldst_elemlist);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_advsimd_imm_shift);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_shll_imm);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_imm);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_imm_half);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_advsimd_imm_modified);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_fpimm);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_fbits);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_aimm);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_limm);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_inv_limm);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_ft);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_addr_simple);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_addr_regoff);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_addr_simm);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_addr_simm10);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_addr_uimm12);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_simd_addr_post);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_cond);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sysreg);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_pstatefield);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sysins_op);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_barrier);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_hint);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_prfop);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_reg_extended);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_reg_shifted);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_ri_s4);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_ri_s4xvl);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_ri_s6xvl);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_ri_s9xvl);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_ri_u6);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_rr_lsl);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_rz_xtw);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_zi_u5);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_zz_lsl);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_zz_sxtw);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_addr_zz_uxtw);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_aimm);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_asimm);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_float_half_one);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_float_half_two);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_float_zero_one);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_index);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_limm_mov);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_quad_index);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_reglist);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_scale);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_shlimm);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_sve_shrimm);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_imm_rotate1);
|
|
AARCH64_DECL_OPD_EXTRACTOR (ext_imm_rotate2);
|
|
|
|
#undef AARCH64_DECL_OPD_EXTRACTOR
|
|
|
|
#endif /* OPCODES_AARCH64_DIS_H */
|