mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-15 04:31:49 +08:00
553cb5270f
Method syscall_next_pc of struct arm_get_next_pcs_ops has an argument PC, which is not necessary, because PC can be got from regcache in 'struct arm_get_next_pcs'. This patch removes the PC argument of syscall_next_pc. gdb: 2016-02-16 Yao Qi <yao.qi@linaro.org> * arch/arm-get-next-pcs.h (struct arm_get_next_pcs_ops) <syscall_next_pc>: Remove argument PC. Callers updated. * arm-linux-tdep.c (arm_linux_get_next_pcs_syscall_next_pc): Remove argument PC. Get pc from regcache_read_pc. * arm-tdep.c (arm_get_next_pcs_syscall_next_pc): Remove argument PC. gdb/gdbserver: 2016-02-16 Yao Qi <yao.qi@linaro.org> * linux-arm-low.c (get_next_pcs_syscall_next_pc): Remove argument PC. Get pc from regcache_read_pc.
67 lines
2.2 KiB
C
67 lines
2.2 KiB
C
/* Common code for ARM software single stepping support.
|
|
|
|
Copyright (C) 1988-2016 Free Software Foundation, Inc.
|
|
|
|
This file is part of GDB.
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
|
|
|
#ifndef ARM_GET_NEXT_PCS_H
|
|
#define ARM_GET_NEXT_PCS_H 1
|
|
#include "gdb_vecs.h"
|
|
|
|
/* Forward declaration. */
|
|
struct arm_get_next_pcs;
|
|
|
|
/* get_next_pcs operations. */
|
|
struct arm_get_next_pcs_ops
|
|
{
|
|
ULONGEST (*read_mem_uint) (CORE_ADDR memaddr, int len, int byte_order);
|
|
CORE_ADDR (*syscall_next_pc) (struct arm_get_next_pcs *self);
|
|
CORE_ADDR (*addr_bits_remove) (struct arm_get_next_pcs *self, CORE_ADDR val);
|
|
int (*is_thumb) (struct arm_get_next_pcs *self);
|
|
|
|
/* Fix up PC if needed. */
|
|
CORE_ADDR (*fixup) (struct arm_get_next_pcs *self, CORE_ADDR pc);
|
|
};
|
|
|
|
/* Context for a get_next_pcs call on ARM. */
|
|
struct arm_get_next_pcs
|
|
{
|
|
/* Operations implementations. */
|
|
struct arm_get_next_pcs_ops *ops;
|
|
/* Byte order for data. */
|
|
int byte_order;
|
|
/* Byte order for code. */
|
|
int byte_order_for_code;
|
|
/* Whether the target has 32-bit thumb-2 breakpoint defined or
|
|
not. */
|
|
int has_thumb2_breakpoint;
|
|
/* Registry cache. */
|
|
struct regcache *regcache;
|
|
};
|
|
|
|
/* Initialize arm_get_next_pcs. */
|
|
void arm_get_next_pcs_ctor (struct arm_get_next_pcs *self,
|
|
struct arm_get_next_pcs_ops *ops,
|
|
int byte_order,
|
|
int byte_order_for_code,
|
|
int has_thumb2_breakpoint,
|
|
struct regcache *regcache);
|
|
|
|
/* Find the next possible PCs after the current instruction executes. */
|
|
VEC (CORE_ADDR) *arm_get_next_pcs (struct arm_get_next_pcs *self);
|
|
|
|
#endif /* ARM_GET_NEXT_PCS_H */
|