mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2025-02-17 13:10:12 +08:00
Kito Cheng <kito.cheng@gmail.com> Monk Chiang <sh.chiang04@gmail.com> bfd/ * elfnn-riscv.c (_bfd_riscv_elf_merge_private_bfd_data): Handle EF_RISCV_RVE. binutils/ * readelf.c (get_machine_flags): Handle EF_RISCV_RVE. gas/ * config/tc-riscv.c (rve_abi): New. (riscv_set_options): Add rve field. Initialize it. (riscv_set_rve) New function. (riscv_set_arch): Support 'e' ISA subset. (reg_lookup_internal): If rve, check register is available. (riscv_set_abi): New parameter rve. (md_parse_option): Pass new argument to riscv_set_abi. (riscv_after_parse_args): Call riscv_set_rve. If rve_abi, set EF_RISCV_RVE. * doc/c-riscv.texi (-mabi): Document new ilp32e argument. include/ * elf/riscv.h (EF_RISCV_RVE): New define. |
||
---|---|---|
.. | ||
aarch64.h | ||
alpha.h | ||
arc-cpu.def | ||
arc-reloc.def | ||
arc.h | ||
arm.h | ||
avr.h | ||
bfin.h | ||
ChangeLog-0415 | ||
ChangeLog-9103 | ||
common.h | ||
cr16.h | ||
cr16c.h | ||
cris.h | ||
crx.h | ||
d10v.h | ||
d30v.h | ||
dlx.h | ||
dwarf.h | ||
epiphany.h | ||
external.h | ||
fr30.h | ||
frv.h | ||
ft32.h | ||
h8.h | ||
hppa.h | ||
i370.h | ||
i386.h | ||
i860.h | ||
i960.h | ||
ia64.h | ||
internal.h | ||
ip2k.h | ||
iq2000.h | ||
lm32.h | ||
m32c.h | ||
m32r.h | ||
m68hc11.h | ||
m68k.h | ||
mcore.h | ||
mep.h | ||
metag.h | ||
microblaze.h | ||
mips.h | ||
mmix.h | ||
mn10200.h | ||
mn10300.h | ||
moxie.h | ||
msp430.h | ||
mt.h | ||
nds32.h | ||
nfp.h | ||
nios2.h | ||
or1k.h | ||
pj.h | ||
ppc64.h | ||
ppc.h | ||
pru.h | ||
reloc-macros.h | ||
riscv.h | ||
rl78.h | ||
rx.h | ||
s12z.h | ||
s390.h | ||
score.h | ||
sh.h | ||
sparc.h | ||
spu.h | ||
tic6x-attrs.h | ||
tic6x.h | ||
tilegx.h | ||
tilepro.h | ||
v850.h | ||
vax.h | ||
visium.h | ||
vxworks.h | ||
wasm32.h | ||
x86-64.h | ||
xc16x.h | ||
xgate.h | ||
xstormy16.h | ||
xtensa.h |