mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-21 04:42:53 +08:00
c4de7027e3
We have two stacks to deal with on ia64, when making a function call.
The first is the usual stack frame, and the second is the register
stack frame. On ia64-linux, the register frame is setup by adjusting
the BSP register. Unfortunately for us, the HP-UX kernel does not allow
the debugger to change the value of the BSP.
To work around that limitation, the method I am using here is to push
some assembly code on the stack. This assembly code contains, among
other things, a call to the alloc insn, which sets up our frame for us.
An extensive comment in ia64-hpux-tdep.c explains the entire procedure.
Despite this approach, most of the code in ia64-tdep.c which sets up
the function call is still applicable - and only a few things need
to be done differently: For instance, instead of changing the BSP,
we do nothing. We store the parameters at a different location, etc.
So this patch also adjusts the inf-call code in ia64-tdep.c to make it
a little more extensible: I create a new ia64_infcall_ops structure
which allows an ABI to define how the few things that need to be
differentiated.
Another element that turned out to be necessary but is more of a detail
is that the computation of the linkage pointer needs to be handled
specially for symbols inside shared libraries. This is especially
visible when calling malloc, which happens everytime memory needs to
be allocated in inferior memory... The special treatment included
again the necessity to use some routines only available on the host.
So another target object TARGET_OBJECT_HPUX_SOLIB_GOT was created for
that purpose.
gdb/ChangeLog:
* ia64-tdep.h (struct regcache): Forward declare.
(struct ia64_infcall_ops): New struct type.
(struct gdbarch_tdep): New fields "find_global_pointer_from_solib"
and "infcall_ops".
* ia64-tdep.c (ia64_find_global_pointer_from_dynamic_section):
Renames ia64_find_global_pointer.
(ia64_find_global_pointer, ia64_allocate_new_rse_frame)
(ia64_store_argument_in_slot, ia64_set_function_addr: New function.
(ia64_push_dummy_call): Adjust to use the new tdep ia64_infocall_ops
methods.
(ia64_infcall_ops): New static global constant.
(ia64_gdbarch_init): Set tdep->infcall_ops.
* ia64-hpux-nat.c (ia64_hpux_xfer_solib_got): New function.
(ia64_hpux_xfer_partial): Add TARGET_OBJECT_HPUX_SOLIB_GOT handing.
* ia64-hpux-tdep.c: Include "regcache.h", "gdbcore.h" and "inferior.h".
(ia64_hpux_dummy_code): New static global constant.
(ia64_hpux_push_dummy_code, ia64_hpux_allocate_new_rse_frame)
(ia64_hpux_store_argument_in_slot, ia64_hpux_set_function_addr)
(ia64_hpux_dummy_id, ia64_hpux_find_global_pointer_from_solib):
New function.
(ia64_hpux_infcall_ops): New static global constant.
(ia64_hpux_init_abi): Install gdbarch and tdep methods needed
for inferior function calls to work properly on ia64-hpux.
255 lines
10 KiB
C
255 lines
10 KiB
C
/* Target-dependent code for the ia64.
|
|
|
|
Copyright (C) 2004, 2005, 2007, 2008, 2009, 2010, 2011
|
|
Free Software Foundation, Inc.
|
|
|
|
This file is part of GDB.
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
|
|
|
#ifndef IA64_TDEP_H
|
|
#define IA64_TDEP_H
|
|
|
|
/* Register numbers of various important registers. */
|
|
|
|
/* General registers; there are 128 of these 64 bit wide registers.
|
|
The first 32 are static and the last 96 are stacked. */
|
|
#define IA64_GR0_REGNUM 0
|
|
#define IA64_GR1_REGNUM (IA64_GR0_REGNUM + 1)
|
|
#define IA64_GR2_REGNUM (IA64_GR0_REGNUM + 2)
|
|
#define IA64_GR3_REGNUM (IA64_GR0_REGNUM + 3)
|
|
#define IA64_GR4_REGNUM (IA64_GR0_REGNUM + 4)
|
|
#define IA64_GR5_REGNUM (IA64_GR0_REGNUM + 5)
|
|
#define IA64_GR6_REGNUM (IA64_GR0_REGNUM + 6)
|
|
#define IA64_GR7_REGNUM (IA64_GR0_REGNUM + 7)
|
|
#define IA64_GR8_REGNUM (IA64_GR0_REGNUM + 8)
|
|
#define IA64_GR9_REGNUM (IA64_GR0_REGNUM + 9)
|
|
#define IA64_GR10_REGNUM (IA64_GR0_REGNUM + 10)
|
|
#define IA64_GR11_REGNUM (IA64_GR0_REGNUM + 11)
|
|
#define IA64_GR12_REGNUM (IA64_GR0_REGNUM + 12)
|
|
#define IA64_GR31_REGNUM (IA64_GR0_REGNUM + 31)
|
|
#define IA64_GR32_REGNUM (IA64_GR0_REGNUM + 32)
|
|
#define IA64_GR127_REGNUM (IA64_GR0_REGNUM + 127)
|
|
|
|
/* Floating point registers; 128 82-bit wide registers. */
|
|
#define IA64_FR0_REGNUM 128
|
|
#define IA64_FR1_REGNUM (IA64_FR0_REGNUM + 1)
|
|
#define IA64_FR2_REGNUM (IA64_FR0_REGNUM + 2)
|
|
#define IA64_FR8_REGNUM (IA64_FR0_REGNUM + 8)
|
|
#define IA64_FR9_REGNUM (IA64_FR0_REGNUM + 9)
|
|
#define IA64_FR10_REGNUM (IA64_FR0_REGNUM + 10)
|
|
#define IA64_FR11_REGNUM (IA64_FR0_REGNUM + 11)
|
|
#define IA64_FR12_REGNUM (IA64_FR0_REGNUM + 12)
|
|
#define IA64_FR13_REGNUM (IA64_FR0_REGNUM + 13)
|
|
#define IA64_FR14_REGNUM (IA64_FR0_REGNUM + 14)
|
|
#define IA64_FR15_REGNUM (IA64_FR0_REGNUM + 15)
|
|
#define IA64_FR16_REGNUM (IA64_FR0_REGNUM + 16)
|
|
#define IA64_FR31_REGNUM (IA64_FR0_REGNUM + 31)
|
|
#define IA64_FR32_REGNUM (IA64_FR0_REGNUM + 32)
|
|
#define IA64_FR127_REGNUM (IA64_FR0_REGNUM + 127)
|
|
|
|
/* Predicate registers; There are 64 of these one bit registers. It'd
|
|
be more convenient (implementation-wise) to use a single 64 bit
|
|
word with all of these register in them. Note that there's also a
|
|
IA64_PR_REGNUM below which contains all the bits and is used for
|
|
communicating the actual values to the target. */
|
|
#define IA64_PR0_REGNUM 256
|
|
#define IA64_PR1_REGNUM (IA64_PR0_REGNUM + 1)
|
|
#define IA64_PR2_REGNUM (IA64_PR0_REGNUM + 2)
|
|
#define IA64_PR3_REGNUM (IA64_PR0_REGNUM + 3)
|
|
#define IA64_PR4_REGNUM (IA64_PR0_REGNUM + 4)
|
|
#define IA64_PR5_REGNUM (IA64_PR0_REGNUM + 5)
|
|
#define IA64_PR6_REGNUM (IA64_PR0_REGNUM + 6)
|
|
#define IA64_PR7_REGNUM (IA64_PR0_REGNUM + 7)
|
|
#define IA64_PR8_REGNUM (IA64_PR0_REGNUM + 8)
|
|
#define IA64_PR9_REGNUM (IA64_PR0_REGNUM + 9)
|
|
#define IA64_PR10_REGNUM (IA64_PR0_REGNUM + 10)
|
|
#define IA64_PR11_REGNUM (IA64_PR0_REGNUM + 11)
|
|
#define IA64_PR12_REGNUM (IA64_PR0_REGNUM + 12)
|
|
#define IA64_PR13_REGNUM (IA64_PR0_REGNUM + 13)
|
|
#define IA64_PR14_REGNUM (IA64_PR0_REGNUM + 14)
|
|
#define IA64_PR15_REGNUM (IA64_PR0_REGNUM + 15)
|
|
#define IA64_PR16_REGNUM (IA64_PR0_REGNUM + 16)
|
|
#define IA64_PR17_REGNUM (IA64_PR0_REGNUM + 17)
|
|
#define IA64_PR18_REGNUM (IA64_PR0_REGNUM + 18)
|
|
#define IA64_PR19_REGNUM (IA64_PR0_REGNUM + 19)
|
|
#define IA64_PR20_REGNUM (IA64_PR0_REGNUM + 20)
|
|
#define IA64_PR21_REGNUM (IA64_PR0_REGNUM + 21)
|
|
#define IA64_PR22_REGNUM (IA64_PR0_REGNUM + 22)
|
|
#define IA64_PR23_REGNUM (IA64_PR0_REGNUM + 23)
|
|
#define IA64_PR24_REGNUM (IA64_PR0_REGNUM + 24)
|
|
#define IA64_PR25_REGNUM (IA64_PR0_REGNUM + 25)
|
|
#define IA64_PR26_REGNUM (IA64_PR0_REGNUM + 26)
|
|
#define IA64_PR27_REGNUM (IA64_PR0_REGNUM + 27)
|
|
#define IA64_PR28_REGNUM (IA64_PR0_REGNUM + 28)
|
|
#define IA64_PR29_REGNUM (IA64_PR0_REGNUM + 29)
|
|
#define IA64_PR30_REGNUM (IA64_PR0_REGNUM + 30)
|
|
#define IA64_PR31_REGNUM (IA64_PR0_REGNUM + 31)
|
|
#define IA64_PR32_REGNUM (IA64_PR0_REGNUM + 32)
|
|
#define IA64_PR33_REGNUM (IA64_PR0_REGNUM + 33)
|
|
#define IA64_PR34_REGNUM (IA64_PR0_REGNUM + 34)
|
|
#define IA64_PR35_REGNUM (IA64_PR0_REGNUM + 35)
|
|
#define IA64_PR36_REGNUM (IA64_PR0_REGNUM + 36)
|
|
#define IA64_PR37_REGNUM (IA64_PR0_REGNUM + 37)
|
|
#define IA64_PR38_REGNUM (IA64_PR0_REGNUM + 38)
|
|
#define IA64_PR39_REGNUM (IA64_PR0_REGNUM + 39)
|
|
#define IA64_PR40_REGNUM (IA64_PR0_REGNUM + 40)
|
|
#define IA64_PR41_REGNUM (IA64_PR0_REGNUM + 41)
|
|
#define IA64_PR42_REGNUM (IA64_PR0_REGNUM + 42)
|
|
#define IA64_PR43_REGNUM (IA64_PR0_REGNUM + 43)
|
|
#define IA64_PR44_REGNUM (IA64_PR0_REGNUM + 44)
|
|
#define IA64_PR45_REGNUM (IA64_PR0_REGNUM + 45)
|
|
#define IA64_PR46_REGNUM (IA64_PR0_REGNUM + 46)
|
|
#define IA64_PR47_REGNUM (IA64_PR0_REGNUM + 47)
|
|
#define IA64_PR48_REGNUM (IA64_PR0_REGNUM + 48)
|
|
#define IA64_PR49_REGNUM (IA64_PR0_REGNUM + 49)
|
|
#define IA64_PR50_REGNUM (IA64_PR0_REGNUM + 50)
|
|
#define IA64_PR51_REGNUM (IA64_PR0_REGNUM + 51)
|
|
#define IA64_PR52_REGNUM (IA64_PR0_REGNUM + 52)
|
|
#define IA64_PR53_REGNUM (IA64_PR0_REGNUM + 53)
|
|
#define IA64_PR54_REGNUM (IA64_PR0_REGNUM + 54)
|
|
#define IA64_PR55_REGNUM (IA64_PR0_REGNUM + 55)
|
|
#define IA64_PR56_REGNUM (IA64_PR0_REGNUM + 56)
|
|
#define IA64_PR57_REGNUM (IA64_PR0_REGNUM + 57)
|
|
#define IA64_PR58_REGNUM (IA64_PR0_REGNUM + 58)
|
|
#define IA64_PR59_REGNUM (IA64_PR0_REGNUM + 59)
|
|
#define IA64_PR60_REGNUM (IA64_PR0_REGNUM + 60)
|
|
#define IA64_PR61_REGNUM (IA64_PR0_REGNUM + 61)
|
|
#define IA64_PR62_REGNUM (IA64_PR0_REGNUM + 62)
|
|
#define IA64_PR63_REGNUM (IA64_PR0_REGNUM + 63)
|
|
|
|
/* Branch registers: 8 64-bit registers for holding branch targets. */
|
|
#define IA64_BR0_REGNUM 320
|
|
#define IA64_BR1_REGNUM (IA64_BR0_REGNUM + 1)
|
|
#define IA64_BR2_REGNUM (IA64_BR0_REGNUM + 2)
|
|
#define IA64_BR3_REGNUM (IA64_BR0_REGNUM + 3)
|
|
#define IA64_BR4_REGNUM (IA64_BR0_REGNUM + 4)
|
|
#define IA64_BR5_REGNUM (IA64_BR0_REGNUM + 5)
|
|
#define IA64_BR6_REGNUM (IA64_BR0_REGNUM + 6)
|
|
#define IA64_BR7_REGNUM (IA64_BR0_REGNUM + 7)
|
|
|
|
/* Virtual frame pointer; this matches IA64_FRAME_POINTER_REGNUM in
|
|
gcc/config/ia64/ia64.h. */
|
|
#define IA64_VFP_REGNUM 328
|
|
|
|
/* Virtual return address pointer; this matches
|
|
IA64_RETURN_ADDRESS_POINTER_REGNUM in gcc/config/ia64/ia64.h. */
|
|
#define IA64_VRAP_REGNUM 329
|
|
|
|
/* Predicate registers: There are 64 of these 1-bit registers. We
|
|
define a single register which is used to communicate these values
|
|
to/from the target. We will somehow contrive to make it appear
|
|
that IA64_PR0_REGNUM thru IA64_PR63_REGNUM hold the actual values. */
|
|
#define IA64_PR_REGNUM 330
|
|
|
|
/* Instruction pointer: 64 bits wide. */
|
|
#define IA64_IP_REGNUM 331
|
|
|
|
/* Process Status Register. */
|
|
#define IA64_PSR_REGNUM 332
|
|
|
|
/* Current Frame Marker (raw form may be the cr.ifs). */
|
|
#define IA64_CFM_REGNUM 333
|
|
|
|
/* Application registers; 128 64-bit wide registers possible, but some
|
|
of them are reserved. */
|
|
#define IA64_AR0_REGNUM 334
|
|
#define IA64_KR0_REGNUM (IA64_AR0_REGNUM + 0)
|
|
#define IA64_KR7_REGNUM (IA64_KR0_REGNUM + 7)
|
|
|
|
#define IA64_RSC_REGNUM (IA64_AR0_REGNUM + 16)
|
|
#define IA64_BSP_REGNUM (IA64_AR0_REGNUM + 17)
|
|
#define IA64_BSPSTORE_REGNUM (IA64_AR0_REGNUM + 18)
|
|
#define IA64_RNAT_REGNUM (IA64_AR0_REGNUM + 19)
|
|
#define IA64_FCR_REGNUM (IA64_AR0_REGNUM + 21)
|
|
#define IA64_EFLAG_REGNUM (IA64_AR0_REGNUM + 24)
|
|
#define IA64_CSD_REGNUM (IA64_AR0_REGNUM + 25)
|
|
#define IA64_SSD_REGNUM (IA64_AR0_REGNUM + 26)
|
|
#define IA64_CFLG_REGNUM (IA64_AR0_REGNUM + 27)
|
|
#define IA64_FSR_REGNUM (IA64_AR0_REGNUM + 28)
|
|
#define IA64_FIR_REGNUM (IA64_AR0_REGNUM + 29)
|
|
#define IA64_FDR_REGNUM (IA64_AR0_REGNUM + 30)
|
|
#define IA64_CCV_REGNUM (IA64_AR0_REGNUM + 32)
|
|
#define IA64_UNAT_REGNUM (IA64_AR0_REGNUM + 36)
|
|
#define IA64_FPSR_REGNUM (IA64_AR0_REGNUM + 40)
|
|
#define IA64_ITC_REGNUM (IA64_AR0_REGNUM + 44)
|
|
#define IA64_PFS_REGNUM (IA64_AR0_REGNUM + 64)
|
|
#define IA64_LC_REGNUM (IA64_AR0_REGNUM + 65)
|
|
#define IA64_EC_REGNUM (IA64_AR0_REGNUM + 66)
|
|
|
|
/* NAT (Not A Thing) Bits for the general registers; there are 128 of
|
|
these. */
|
|
#define IA64_NAT0_REGNUM 462
|
|
#define IA64_NAT31_REGNUM (IA64_NAT0_REGNUM + 31)
|
|
#define IA64_NAT32_REGNUM (IA64_NAT0_REGNUM + 32)
|
|
#define IA64_NAT127_REGNUM (IA64_NAT0_REGNUM + 127)
|
|
|
|
struct frame_info;
|
|
struct regcache;
|
|
|
|
/* A struction containing pointers to all the target-dependent operations
|
|
performed to setup an inferior function call. */
|
|
|
|
struct ia64_infcall_ops
|
|
{
|
|
/* Allocate a new register stack frame starting after the output
|
|
region of the current frame. The new frame will contain SOF
|
|
registers, all in the output region. This is one way of protecting
|
|
the stacked registers of the current frame.
|
|
|
|
Should do nothing if this operation is not permitted by the OS. */
|
|
void (*allocate_new_rse_frame) (struct regcache *regcache, ULONGEST bsp,
|
|
int sof);
|
|
|
|
/* Store the argument stored in BUF into the appropriate location
|
|
given the BSP and the SLOTNUM. */
|
|
void (*store_argument_in_slot) (struct regcache *regcache, CORE_ADDR bsp,
|
|
int slotnum, gdb_byte *buf);
|
|
|
|
/* For targets where we cannot call the function directly, store
|
|
the address of the function we want to call at the location
|
|
expected by the calling sequence. */
|
|
void (*set_function_addr) (struct regcache *regcache, CORE_ADDR func_addr);
|
|
};
|
|
|
|
struct gdbarch_tdep
|
|
{
|
|
CORE_ADDR (*sigcontext_register_address) (struct gdbarch *, CORE_ADDR, int);
|
|
int (*pc_in_sigtramp) (CORE_ADDR);
|
|
|
|
/* Return the total size of THIS_FRAME's register frame.
|
|
CFM is THIS_FRAME's cfm register value.
|
|
|
|
Normally, the size of the register frame is always obtained by
|
|
extracting the lowest 7 bits ("cfm & 0x7f"). */
|
|
int (*size_of_register_frame) (struct frame_info *this_frame, ULONGEST cfm);
|
|
|
|
/* Determine the function address FADDR belongs to a shared library.
|
|
If it does, then return the associated global pointer. If no shared
|
|
library was found to contain that function, then return zero.
|
|
|
|
This pointer may be NULL. */
|
|
CORE_ADDR (*find_global_pointer_from_solib) (struct gdbarch *gdbarch,
|
|
CORE_ADDR faddr);
|
|
|
|
/* ISA-specific data types. */
|
|
struct type *ia64_ext_type;
|
|
|
|
struct ia64_infcall_ops infcall_ops;
|
|
};
|
|
|
|
extern void ia64_write_pc (struct regcache *, CORE_ADDR);
|
|
|
|
#endif /* ia64-tdep.h */
|