binutils-gdb/sim/testsuite
Jeff Law b3fa92f12a Yet another fix for mcore-sim (rotli)
This came up testing the CRC optimization work from Mariam@RAU.
Basically to optimize some CRC loops into table lookups or carryless
multiplies, we may need to do a bit reflection, which on the mcore
processor is done using a rotate instruction.

Unfortunately the simulator implementation of rotates has the exact same
problem as we saw with right shifts.  The input value may have been sign
extended from 32 to 64 bits.  When we rotate the extended value, we get
those sign extension bits and thus the wrong result.

The fix is the same.  Rather than using a "long", use a uint32_t for the
type of the temporary.  This fixes a handful of tests in the GCC testsuite:
2023-12-18 22:04:25 -07:00
..
aarch64
arm
avr
bfin
bpf sim: bpf: do not use semicolon to begin comments 2023-11-28 15:01:18 +01:00
common
config
cr16
cris
d10v
example-synacor
frv
ft32
h8300
iq2000
lib sim prune_warnings 2023-08-19 12:41:32 +09:30
lm32
m32c
m32r
m68hc11
mcore Yet another fix for mcore-sim (rotli) 2023-12-18 22:04:25 -07:00
microblaze
mips
mn10300
moxie
msp430
or1k sim: or1k: Eliminate dangerous RWX load segments 2023-08-24 07:03:48 +01:00
pru
riscv sim/riscv: fix JALR instruction simulation 2023-10-18 17:55:31 +01:00
sh
v850
.gitignore
ChangeLog-2021
local.mk