mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-15 04:31:49 +08:00
345bd07cce
I would like to be able to use non-trivial types in gdbarch_tdep types. This is not possible at the moment (in theory), because of the one definition rule. To allow it, rename all gdbarch_tdep types to <arch>_gdbarch_tdep, and make them inherit from a gdbarch_tdep base class. The inheritance is necessary to be able to pass pointers to all these <arch>_gdbarch_tdep objects to gdbarch_alloc, which takes a pointer to gdbarch_tdep. These objects are never deleted through a base class pointer, so I didn't include a virtual destructor. In the future, if gdbarch objects deletable, I could imagine that the gdbarch_tdep objects could become owned by the gdbarch objects, and then it would become useful to have a virtual destructor (so that the gdbarch object can delete the owned gdbarch_tdep object). But that's not necessary right now. It turns out that RISC-V already has a gdbarch_tdep that is non-default-constructible, so that provides a good motivation for this change. Most changes are fairly straightforward, mostly needing to add some casts all over the place. There is however the xtensa architecture, doing its own little weird thing to define its gdbarch_tdep. I did my best to adapt it, but I can't test those changes. Change-Id: Ic001903f91ddd106bd6ca09a79dabe8df2d69f3b
135 lines
3.8 KiB
C
135 lines
3.8 KiB
C
/* Common target dependent code for GDB on AArch64 systems.
|
|
|
|
Copyright (C) 2009-2021 Free Software Foundation, Inc.
|
|
Contributed by ARM Ltd.
|
|
|
|
This file is part of GDB.
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
|
|
|
|
|
#ifndef AARCH64_TDEP_H
|
|
#define AARCH64_TDEP_H
|
|
|
|
#include "arch/aarch64.h"
|
|
#include "displaced-stepping.h"
|
|
#include "infrun.h"
|
|
#include "gdbarch.h"
|
|
|
|
/* Forward declarations. */
|
|
struct gdbarch;
|
|
struct regset;
|
|
|
|
/* AArch64 Dwarf register numbering. */
|
|
#define AARCH64_DWARF_X0 0
|
|
#define AARCH64_DWARF_SP 31
|
|
#define AARCH64_DWARF_PAUTH_RA_STATE 34
|
|
#define AARCH64_DWARF_PAUTH_DMASK 35
|
|
#define AARCH64_DWARF_PAUTH_CMASK 36
|
|
#define AARCH64_DWARF_V0 64
|
|
#define AARCH64_DWARF_SVE_VG 46
|
|
#define AARCH64_DWARF_SVE_FFR 47
|
|
#define AARCH64_DWARF_SVE_P0 48
|
|
#define AARCH64_DWARF_SVE_Z0 96
|
|
|
|
/* Size of integer registers. */
|
|
#define X_REGISTER_SIZE 8
|
|
#define B_REGISTER_SIZE 1
|
|
#define H_REGISTER_SIZE 2
|
|
#define S_REGISTER_SIZE 4
|
|
#define D_REGISTER_SIZE 8
|
|
#define Q_REGISTER_SIZE 16
|
|
|
|
/* Total number of general (X) registers. */
|
|
#define AARCH64_X_REGISTER_COUNT 32
|
|
/* Total number of D registers. */
|
|
#define AARCH64_D_REGISTER_COUNT 32
|
|
|
|
/* The maximum number of modified instructions generated for one
|
|
single-stepped instruction. */
|
|
#define AARCH64_DISPLACED_MODIFIED_INSNS 1
|
|
|
|
/* Target-dependent structure in gdbarch. */
|
|
struct aarch64_gdbarch_tdep : gdbarch_tdep
|
|
{
|
|
/* Lowest address at which instructions will appear. */
|
|
CORE_ADDR lowest_pc = 0;
|
|
|
|
/* Offset to PC value in jump buffer. If this is negative, longjmp
|
|
support will be disabled. */
|
|
int jb_pc = 0;
|
|
|
|
/* And the size of each entry in the buf. */
|
|
size_t jb_elt_size = 0;
|
|
|
|
/* Types for AdvSISD registers. */
|
|
struct type *vnq_type = nullptr;
|
|
struct type *vnd_type = nullptr;
|
|
struct type *vns_type = nullptr;
|
|
struct type *vnh_type = nullptr;
|
|
struct type *vnb_type = nullptr;
|
|
struct type *vnv_type = nullptr;
|
|
|
|
/* syscall record. */
|
|
int (*aarch64_syscall_record) (struct regcache *regcache,
|
|
unsigned long svc_number) = nullptr;
|
|
|
|
/* The VQ value for SVE targets, or zero if SVE is not supported. */
|
|
uint64_t vq = 0;
|
|
|
|
/* Returns true if the target supports SVE. */
|
|
bool has_sve () const
|
|
{
|
|
return vq != 0;
|
|
}
|
|
|
|
int pauth_reg_base = 0;
|
|
int pauth_ra_state_regnum = 0;
|
|
|
|
/* Returns true if the target supports pauth. */
|
|
bool has_pauth () const
|
|
{
|
|
return pauth_reg_base != -1;
|
|
}
|
|
|
|
/* First MTE register. This is -1 if no MTE registers are available. */
|
|
int mte_reg_base = 0;
|
|
|
|
/* Returns true if the target supports MTE. */
|
|
bool has_mte () const
|
|
{
|
|
return mte_reg_base != -1;
|
|
}
|
|
};
|
|
|
|
const target_desc *aarch64_read_description (uint64_t vq, bool pauth_p,
|
|
bool mte_p);
|
|
|
|
extern int aarch64_process_record (struct gdbarch *gdbarch,
|
|
struct regcache *regcache, CORE_ADDR addr);
|
|
|
|
displaced_step_copy_insn_closure_up
|
|
aarch64_displaced_step_copy_insn (struct gdbarch *gdbarch,
|
|
CORE_ADDR from, CORE_ADDR to,
|
|
struct regcache *regs);
|
|
|
|
void aarch64_displaced_step_fixup (struct gdbarch *gdbarch,
|
|
displaced_step_copy_insn_closure *dsc,
|
|
CORE_ADDR from, CORE_ADDR to,
|
|
struct regcache *regs);
|
|
|
|
bool aarch64_displaced_step_hw_singlestep (struct gdbarch *gdbarch);
|
|
|
|
#endif /* aarch64-tdep.h */
|