mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-15 04:31:49 +08:00
3d5a60de52
For mov name@GOTPCREL(%rip), %reg test %reg, name@GOTPCREL(%rip) binop name@GOTPCREL(%rip), %reg where binop is one of adc, add, add, cmp, or, sbb, sub, xor instructions, add # define R_X86_64_CODE_4_GOTPCRELX 43 if the instruction starts at 4 bytes before the relocation offset. It similar to R_X86_64_GOTPCRELX. Linker can treat R_X86_64_CODE_4_GOTPCRELX as R_X86_64_GOTPCREL or convert the above instructions to lea name(%rip), %reg mov $name, %reg test $name, %reg binop $name, %reg if the instruction is encoded with the REX2 prefix when possible. bfd/ * elf64-x86-64.c (x86_64_elf_howto_table): Add R_X86_64_CODE_4_GOTPCRELX. (R_X86_64_standard): Updated. (x86_64_reloc_map): Add BFD_RELOC_X86_64_CODE_4_GOTPCRELX. (elf_x86_64_convert_load_reloc): Handle R_X86_64_CODE_4_GOTPCRELX. (elf_x86_64_scan_relocs): Likewise. (elf_x86_64_relocate_section): Likewise. * reloc.c (bfd_reloc_code_real): Add BFD_RELOC_X86_64_CODE_4_GOTPCRELX. * bfd-in2.h: Regenerated. * libbfd.h: Likewise. gas/ * write.h (fix): Add fx_tcbit3. Change fx_unused to 1 bit. * config/tc-i386.c (tc_i386_fix_adjustable): Handle BFD_RELOC_X86_64_CODE_4_GOTPCRELX. (tc_gen_reloc): Likewise. (output_disp): Set fixP->fx_tcbit3 for REX2 prefix. (i386_validate_fix): Generate BFD_RELOC_X86_64_CODE_4_GOTPCRELX if fixp->fx_tcbit3 is set. * config/tc-i386.h (TC_FORCE_RELOCATION_LOCAL): Add BFD_RELOC_X86_64_CODE_4_GOTPCRELX. (TC_FORCE_RELOCATION_ABS): Likewise. * testsuite/gas/i386/x86-64-gotpcrel.s: Add tests for R_X86_64_CODE_4_GOTPCRELX. * testsuite/gas/i386/x86-64-localpic.s: Likewise. * testsuite/gas/i386/x86-64-gotpcrel.d: Updated. * testsuite/gas/i386/x86-64-localpic.d: Likewise. * testsuite/gas/i386/ilp32/x86-64-localpic.d: Likewise. include/ * elf/x86-64.h (elf_x86_64_reloc_type): Add R_X86_64_CODE_4_GOTPCRELX. ld/ * testsuite/ld-x86-64/apx-load1.s: New file. * testsuite/ld-x86-64/apx-load1a.d: Likewise. * testsuite/ld-x86-64/apx-load1b.d: Likewise. * testsuite/ld-x86-64/apx-load1c.d: Likewise. * testsuite/ld-x86-64/apx-load1d.d: Likewise. * testsuite/ld-x86-64/x86-64.exp: Run apx-load1a, apx-load1b, apx-load1c and apx-load1d.
56 lines
2.5 KiB
Makefile
56 lines
2.5 KiB
Makefile
#source: apx-load1.s
|
|
#as: --x32 -mrelax-relocations=yes
|
|
#ld: -melf32_x86_64 -z max-page-size=0x200000 -z noseparate-code
|
|
#objdump: -dw --sym
|
|
|
|
.*: +file format .*
|
|
|
|
SYMBOL TABLE:
|
|
#...
|
|
0+600194 l O .data 0+1 bar
|
|
#...
|
|
0+600195 g O .data 0+1 foo
|
|
#...
|
|
|
|
|
|
Disassembly of section .text:
|
|
|
|
0+400074 <_start>:
|
|
+[a-f0-9]+: d5 10 81 d0 94 01 60 00 adc \$0x600194,%r16d
|
|
+[a-f0-9]+: d5 10 81 c1 94 01 60 00 add \$0x600194,%r17d
|
|
+[a-f0-9]+: d5 10 81 e2 94 01 60 00 and \$0x600194,%r18d
|
|
+[a-f0-9]+: d5 10 81 fb 94 01 60 00 cmp \$0x600194,%r19d
|
|
+[a-f0-9]+: d5 10 81 cc 94 01 60 00 or \$0x600194,%r20d
|
|
+[a-f0-9]+: d5 10 81 dd 94 01 60 00 sbb \$0x600194,%r21d
|
|
+[a-f0-9]+: d5 10 81 ee 94 01 60 00 sub \$0x600194,%r22d
|
|
+[a-f0-9]+: d5 10 81 f7 94 01 60 00 xor \$0x600194,%r23d
|
|
+[a-f0-9]+: d5 11 f7 c0 94 01 60 00 test \$0x600194,%r24d
|
|
+[a-f0-9]+: d5 18 81 d0 94 01 60 00 adc \$0x600194,%r16
|
|
+[a-f0-9]+: d5 18 81 c1 94 01 60 00 add \$0x600194,%r17
|
|
+[a-f0-9]+: d5 18 81 e2 94 01 60 00 and \$0x600194,%r18
|
|
+[a-f0-9]+: d5 18 81 fb 94 01 60 00 cmp \$0x600194,%r19
|
|
+[a-f0-9]+: d5 18 81 cc 94 01 60 00 or \$0x600194,%r20
|
|
+[a-f0-9]+: d5 18 81 dd 94 01 60 00 sbb \$0x600194,%r21
|
|
+[a-f0-9]+: d5 18 81 ee 94 01 60 00 sub \$0x600194,%r22
|
|
+[a-f0-9]+: d5 18 81 f7 94 01 60 00 xor \$0x600194,%r23
|
|
+[a-f0-9]+: d5 19 f7 c0 94 01 60 00 test \$0x600194,%r24
|
|
+[a-f0-9]+: d5 10 81 d0 95 01 60 00 adc \$0x600195,%r16d
|
|
+[a-f0-9]+: d5 10 81 c1 95 01 60 00 add \$0x600195,%r17d
|
|
+[a-f0-9]+: d5 10 81 e2 95 01 60 00 and \$0x600195,%r18d
|
|
+[a-f0-9]+: d5 10 81 fb 95 01 60 00 cmp \$0x600195,%r19d
|
|
+[a-f0-9]+: d5 10 81 cc 95 01 60 00 or \$0x600195,%r20d
|
|
+[a-f0-9]+: d5 10 81 dd 95 01 60 00 sbb \$0x600195,%r21d
|
|
+[a-f0-9]+: d5 10 81 ee 95 01 60 00 sub \$0x600195,%r22d
|
|
+[a-f0-9]+: d5 10 81 f7 95 01 60 00 xor \$0x600195,%r23d
|
|
+[a-f0-9]+: d5 11 f7 c0 95 01 60 00 test \$0x600195,%r24d
|
|
+[a-f0-9]+: d5 18 81 d0 95 01 60 00 adc \$0x600195,%r16
|
|
+[a-f0-9]+: d5 18 81 c1 95 01 60 00 add \$0x600195,%r17
|
|
+[a-f0-9]+: d5 18 81 e2 95 01 60 00 and \$0x600195,%r18
|
|
+[a-f0-9]+: d5 18 81 fb 95 01 60 00 cmp \$0x600195,%r19
|
|
+[a-f0-9]+: d5 18 81 cc 95 01 60 00 or \$0x600195,%r20
|
|
+[a-f0-9]+: d5 18 81 dd 95 01 60 00 sbb \$0x600195,%r21
|
|
+[a-f0-9]+: d5 18 81 ee 95 01 60 00 sub \$0x600195,%r22
|
|
+[a-f0-9]+: d5 18 81 f7 95 01 60 00 xor \$0x600195,%r23
|
|
+[a-f0-9]+: d5 19 f7 c0 95 01 60 00 test \$0x600195,%r24
|
|
#pass
|