mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-15 04:31:49 +08:00
582e12bf76
This patch supports some additions to the SVE architecture prior to
its public release.
include/
* opcode/aarch64.h (AARCH64_OPND_SVE_ADDR_RI_S4x16)
(AARCH64_OPND_SVE_IMM_ROT1, AARCH64_OPND_SVE_IMM_ROT2)
(AARCH64_OPND_SVE_Zm3_INDEX, AARCH64_OPND_SVE_Zm3_22_INDEX)
(AARCH64_OPND_SVE_Zm4_INDEX): New aarch64_opnds.
opcodes/
* aarch64-tbl.h (OP_SVE_HMH, OP_SVE_VMU_HSD, OP_SVE_VMVU_HSD)
(OP_SVE_VMVV_HSD, OP_SVE_VMVVU_HSD, OP_SVE_VM_HSD, OP_SVE_VUVV_HSD)
(OP_SVE_VUV_HSD, OP_SVE_VU_HSD, OP_SVE_VVVU_H, OP_SVE_VVVU_S)
(OP_SVE_VVVU_HSD, OP_SVE_VVV_D, OP_SVE_VVV_D_H, OP_SVE_VVV_H)
(OP_SVE_VVV_HSD, OP_SVE_VVV_S, OP_SVE_VVV_S_B, OP_SVE_VVV_SD_BH)
(OP_SVE_VV_BHSDQ, OP_SVE_VV_HSD, OP_SVE_VZVV_HSD, OP_SVE_VZV_HSD)
(OP_SVE_V_HSD): New macros.
(OP_SVE_VMU_SD, OP_SVE_VMVU_SD, OP_SVE_VM_SD, OP_SVE_VUVV_SD)
(OP_SVE_VU_SD, OP_SVE_VVVU_SD, OP_SVE_VVV_SD, OP_SVE_VZVV_SD)
(OP_SVE_VZV_SD, OP_SVE_V_SD): Delete.
(aarch64_opcode_table): Add new SVE instructions.
(aarch64_opcode_table): Use imm_rotate{1,2} instead of imm_rotate
for rotation operands. Add new SVE operands.
* aarch64-asm.h (ins_sve_addr_ri_s4): New inserter.
(ins_sve_quad_index): Likewise.
(ins_imm_rotate): Split into...
(ins_imm_rotate1, ins_imm_rotate2): ...these two inserters.
* aarch64-asm.c (aarch64_ins_imm_rotate): Split into...
(aarch64_ins_imm_rotate1, aarch64_ins_imm_rotate2): ...these two
functions.
(aarch64_ins_sve_addr_ri_s4): New function.
(aarch64_ins_sve_quad_index): Likewise.
(do_misc_encoding): Handle "MOV Zn.Q, Qm".
* aarch64-asm-2.c: Regenerate.
* aarch64-dis.h (ext_sve_addr_ri_s4): New extractor.
(ext_sve_quad_index): Likewise.
(ext_imm_rotate): Split into...
(ext_imm_rotate1, ext_imm_rotate2): ...these two extractors.
* aarch64-dis.c (aarch64_ext_imm_rotate): Split into...
(aarch64_ext_imm_rotate1, aarch64_ext_imm_rotate2): ...these two
functions.
(aarch64_ext_sve_addr_ri_s4): New function.
(aarch64_ext_sve_quad_index): Likewise.
(aarch64_ext_sve_index): Allow quad indices.
(do_misc_decoding): Likewise.
* aarch64-dis-2.c: Regenerate.
* aarch64-opc.h (FLD_SVE_i3h, FLD_SVE_rot1, FLD_SVE_rot2): New
aarch64_field_kinds.
(OPD_F_OD_MASK): Widen by one bit.
(OPD_F_NO_ZR): Bump accordingly.
(get_operand_field_width): New function.
* aarch64-opc.c (fields): Add new SVE fields.
(operand_general_constraint_met_p): Handle new SVE operands.
(aarch64_print_operand): Likewise.
* aarch64-opc-2.c: Regenerate.
gas/
* doc/c-aarch64.texi: Document that sve implies fp16, simd and compnum.
* config/tc-aarch64.c (parse_vector_type_for_operand): Allow .q
to be used with SVE registers.
(parse_operands): Handle new SVE operands.
(aarch64_features): Make "sve" require F16 rather than FP. Also
require COMPNUM.
* testsuite/gas/aarch64/sve.s: Add tests for new instructions.
Include compnum tests.
* testsuite/gas/aarch64/sve.d: Update accordingly.
* testsuite/gas/aarch64/sve-invalid.s: Add tests for new instructions.
* testsuite/gas/aarch64/sve-invalid.l: Update accordingly. Also
update expected output for new FMOV and MOV alternatives.
119 lines
3.5 KiB
Plaintext
119 lines
3.5 KiB
Plaintext
2017-02-24 Richard Sandiford <richard.sandiford@arm.com>
|
||
|
||
* opcode/aarch64.h (AARCH64_OPND_SVE_ADDR_RI_S4x16)
|
||
(AARCH64_OPND_SVE_IMM_ROT1, AARCH64_OPND_SVE_IMM_ROT2)
|
||
(AARCH64_OPND_SVE_Zm3_INDEX, AARCH64_OPND_SVE_Zm3_22_INDEX)
|
||
(AARCH64_OPND_SVE_Zm4_INDEX): New aarch64_opnds.
|
||
|
||
2017-02-24 Richard Sandiford <richard.sandiford@arm.com>
|
||
|
||
* opcode/aarch64.h (AARCH64_FEATURE_COMPNUM): New macro.
|
||
(AARCH64_ARCH_V8_3): Include AARCH64_FEATURE_COMPNUM.
|
||
|
||
2017-02-22 Andrew Waterman <andrew@sifive.com>
|
||
|
||
* opcode/riscv-opc.h (CSR_SCOUNTEREN): New define.
|
||
(CSR_MCOUNTEREN): Likewise.
|
||
(scounteren): Declare register.
|
||
(mcounteren): Likewise.
|
||
|
||
2017-02-14 Andrew Waterman <andrew@sifive.com>
|
||
|
||
* opcode/riscv-opc.h (MATCH_SFENCE_VMA): New define.
|
||
(MASK_SFENCE_VMA): Likewise.
|
||
(sfence_vma): Declare instruction.
|
||
|
||
2017-02-14 Alan Modra <amodra@gmail.com>
|
||
|
||
PR 21118
|
||
* opcode/ppc.h (PPC_OPERAND_*): Reassign values, regs first.
|
||
(PPC_OPERAND_SPR, PPC_OPERAND_GQR): Define.
|
||
|
||
2017-01-24 Dimitar Dimitrov <dimitar@dinux.eu>
|
||
|
||
* opcode/hppa.h: Clarify that file is part of GNU opcodes.
|
||
* opcode/i860.h: Ditto.
|
||
* opcode/nios2.h: Ditto.
|
||
* opcode/nios2r1.h: Ditto.
|
||
* opcode/nios2r2.h: Ditto.
|
||
* opcode/pru.h: Ditto.
|
||
|
||
2017-01-24 Alan Hayward <alan.hayward@arm.com>
|
||
|
||
* elf/common.h (NT_ARM_SVE): Define.
|
||
|
||
2017-01-04 Jiong Wang <jiong.wang@arm.com>
|
||
|
||
* dwarf2.def: Sync with mainline gcc sources.
|
||
|
||
2017-01-04 Richard Earnshaw <rearnsha@arm.com>
|
||
Jiong Wang <jiong.wang@arm.com>
|
||
|
||
* dwarf2.def (DW_OP_AARCH64_operation): Reserve the number 0xea.
|
||
(DW_CFA_GNU_window_save): Comments the multiplexing on AArch64.
|
||
|
||
2017-01-04 Szabolcs Nagy <szabolcs.nagy@arm.com>
|
||
|
||
* opcode/aarch64.h (AARCH64_FEATURE_RCPC): Define.
|
||
(AARCH64_ARCH_V8_3): Update.
|
||
|
||
2017-01-03 Kito Cheng <kito.cheng@gmail.com>
|
||
|
||
* opcode/riscv-opc.h: Add support for the "q" ISA extension.
|
||
|
||
2017-01-03 Nick Clifton <nickc@redhat.com>
|
||
|
||
* dwarf2.def: Sync with mainline gcc sources
|
||
* dwarf2.h: Likewise.
|
||
|
||
2016-12-21 Jakub Jelinek <jakub@redhat.com>
|
||
|
||
* dwarf2.def (DW_FORM_ref_sup): Renamed to ...
|
||
(DW_FORM_ref_sup4): ... this. New form.
|
||
(DW_FORM_ref_sup8): New form.
|
||
|
||
2016-10-17 Jakub Jelinek <jakub@redhat.com>
|
||
|
||
* dwarf2.h (enum dwarf_calling_convention): Add new DWARF5
|
||
calling convention codes.
|
||
(enum dwarf_line_number_content_type): New.
|
||
(enum dwarf_location_list_entry_type): Add DWARF5 DW_LLE_*
|
||
codes.
|
||
(enum dwarf_source_language): Add new DWARF5 DW_LANG_* codes.
|
||
(enum dwarf_macro_record_type): Add DWARF5 DW_MACRO_* codes.
|
||
(enum dwarf_name_index_attribute): New.
|
||
(enum dwarf_range_list_entry): New.
|
||
(enum dwarf_unit_type): New.
|
||
* dwarf2.def: Add new DWARF5 DW_TAG_*, DW_FORM_*, DW_AT_*,
|
||
DW_OP_* and DW_ATE_* entries.
|
||
|
||
2016-08-15 Jakub Jelinek <jakub@redhat.com>
|
||
|
||
* dwarf2.def (DW_AT_string_length_bit_size,
|
||
DW_AT_string_length_byte_size): New attributes.
|
||
|
||
2016-08-12 Alexandre Oliva <aoliva@redhat.com>
|
||
|
||
PR debug/63240
|
||
* dwarf2.def (DW_AT_deleted, DW_AT_defaulted): New.
|
||
* dwarf2.h (enum dwarf_defaulted_attribute): New.
|
||
|
||
2017-01-02 Alan Modra <amodra@gmail.com>
|
||
|
||
Update year range in copyright notice of all files.
|
||
|
||
For older changes see ChangeLog-2016
|
||
|
||
Copyright (C) 2017 Free Software Foundation, Inc.
|
||
|
||
Copying and distribution of this file, with or without modification,
|
||
are permitted in any medium without royalty provided the copyright
|
||
notice and this notice are preserved.
|
||
|
||
Local Variables:
|
||
mode: change-log
|
||
left-margin: 8
|
||
fill-column: 74
|
||
version-control: never
|
||
End:
|