mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-21 04:42:53 +08:00
07ccf83cf5
The arc700 nps variant uses some specific named sections to facilitate its CMEM based instructions, which operate on memory regions fixed at specific addresses. This commit adds the arclinux_nps emulation, which is based on the arclinux emulation. The new emulation uses the OTHER_SECTIONS variable in the emulation parameters script to provide symbols mapping to various locations in the CMEM space on nps. The accompanying test ensures that all symbols are provided at the correct address in the linker script. ld/ChangeLog: * Makefile.am: Add earclinux_nps.c target and add to ALL_EMULATION_SOURCES. * Makefile.in: Likewise, regenerated. * configure.tgt: Add arclinux_nps as an extra emulation for arc*-*-elf* and arc*-*-linux*. * emulparams/arc-nps.sh: New file. * emulparams/arclinux_nps.sh: New file. * testsuite/ld-arc/arclinux-nps.d, * testsuite/ld-arc/arclinux-nps.s: New test.
51 lines
2.2 KiB
Makefile
51 lines
2.2 KiB
Makefile
#source: arclinux-nps.s
|
|
#as: -mnps400
|
|
#ld: -marclinux_nps
|
|
#objdump: -dr
|
|
|
|
.*: +file format .*arc.*
|
|
|
|
Disassembly of section .text:
|
|
|
|
[0-9a-f]+ <.*>:
|
|
[0-9a-f]+: 200a 0f80 57f0 0000 mov r0,0x57f00000
|
|
[0-9a-f]+: 200a 0f80 57f0 0000 mov r0,0x57f00000
|
|
[0-9a-f]+: 200a 0f80 57f0 8000 mov r0,0x57f08000
|
|
[0-9a-f]+: 200a 0f80 57f0 8000 mov r0,0x57f08000
|
|
[0-9a-f]+: 200a 0f80 5800 0000 mov r0,0x58000000
|
|
[0-9a-f]+: 200a 0f80 5880 0000 mov r0,0x58800000
|
|
[0-9a-f]+: 200a 0f80 5900 0000 mov r0,0x59000000
|
|
[0-9a-f]+: 200a 0f80 5980 0000 mov r0,0x59800000
|
|
[0-9a-f]+: 200a 0f80 5a00 0000 mov r0,0x5a000000
|
|
[0-9a-f]+: 200a 0f80 5a80 0000 mov r0,0x5a800000
|
|
[0-9a-f]+: 200a 0f80 5b00 0000 mov r0,0x5b000000
|
|
[0-9a-f]+: 200a 0f80 5b80 0000 mov r0,0x5b800000
|
|
[0-9a-f]+: 200a 0f80 5c00 0000 mov r0,0x5c000000
|
|
[0-9a-f]+: 200a 0f80 5c80 0000 mov r0,0x5c800000
|
|
[0-9a-f]+: 200a 0f80 5d00 0000 mov r0,0x5d000000
|
|
[0-9a-f]+: 200a 0f80 5d80 0000 mov r0,0x5d800000
|
|
[0-9a-f]+: 200a 0f80 5e00 0000 mov r0,0x5e000000
|
|
[0-9a-f]+: 200a 0f80 5e80 0000 mov r0,0x5e800000
|
|
[0-9a-f]+: 200a 0f80 5f00 0000 mov r0,0x5f000000
|
|
[0-9a-f]+: 200a 0f80 5f80 0000 mov r0,0x5f800000
|
|
[0-9a-f]+: 200a 0f80 57f0 0000 mov r0,0x57f00000
|
|
[0-9a-f]+: 200a 0f80 57f0 0000 mov r0,0x57f00000
|
|
[0-9a-f]+: 200a 0f80 57f0 8000 mov r0,0x57f08000
|
|
[0-9a-f]+: 200a 0f80 57f0 8000 mov r0,0x57f08000
|
|
[0-9a-f]+: 200a 0f80 5800 0000 mov r0,0x58000000
|
|
[0-9a-f]+: 200a 0f80 5880 0000 mov r0,0x58800000
|
|
[0-9a-f]+: 200a 0f80 5900 0000 mov r0,0x59000000
|
|
[0-9a-f]+: 200a 0f80 5980 0000 mov r0,0x59800000
|
|
[0-9a-f]+: 200a 0f80 5a00 0000 mov r0,0x5a000000
|
|
[0-9a-f]+: 200a 0f80 5a80 0000 mov r0,0x5a800000
|
|
[0-9a-f]+: 200a 0f80 5b00 0000 mov r0,0x5b000000
|
|
[0-9a-f]+: 200a 0f80 5b80 0000 mov r0,0x5b800000
|
|
[0-9a-f]+: 200a 0f80 5c00 0000 mov r0,0x5c000000
|
|
[0-9a-f]+: 200a 0f80 5c80 0000 mov r0,0x5c800000
|
|
[0-9a-f]+: 200a 0f80 5d00 0000 mov r0,0x5d000000
|
|
[0-9a-f]+: 200a 0f80 5d80 0000 mov r0,0x5d800000
|
|
[0-9a-f]+: 200a 0f80 5e00 0000 mov r0,0x5e000000
|
|
[0-9a-f]+: 200a 0f80 5e80 0000 mov r0,0x5e800000
|
|
[0-9a-f]+: 200a 0f80 5f00 0000 mov r0,0x5f000000
|
|
[0-9a-f]+: 200a 0f80 5f80 0000 mov r0,0x5f800000
|