mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-21 04:42:53 +08:00
1368b914e9
Now that all port tests live under testsuite/sim/*/, and none live in testsuite/ directly, flatten the structure by moving all of the dirs under testsuite/sim/ to testsuite/ directly. We need to stop passing --tool to dejagnu so that it searches all dirs and not just ones that start with "sim". Since we have no other dirs in this tree, and no plans to add any, should be fine.
160 lines
3.2 KiB
Plaintext
160 lines
3.2 KiB
Plaintext
# frv testcase for clduhu @($GRi,$GRj),$GRk,$CCi,$cond
|
|
# mach: all
|
|
|
|
.include "testutils.inc"
|
|
|
|
start
|
|
|
|
.global clduhu
|
|
clduhu:
|
|
set_spr_immed 0x1b1b,cccr
|
|
set_gr_gr sp,gr20
|
|
|
|
set_mem_limmed 0xdead,0xbeef,sp
|
|
set_gr_limmed 0xbeef,0xdead,gr8
|
|
|
|
set_gr_gr sp,gr9
|
|
set_gr_immed 0,gr7
|
|
clduhu @(sp,gr7),gr8,cc0,1
|
|
test_gr_limmed 0x0000,0xdead,gr8
|
|
test_gr_gr sp,gr9
|
|
|
|
inc_gr_immed 2,gr9
|
|
set_gr_immed 2,gr7
|
|
clduhu @(sp,gr7),gr8,cc0,1
|
|
test_gr_limmed 0x0000,0xbeef,gr8
|
|
test_gr_gr sp,gr9
|
|
|
|
inc_gr_immed -2,sp
|
|
set_mem_limmed 0xffff,0x0000,sp
|
|
inc_gr_immed 4,sp
|
|
set_gr_immed -2,gr7
|
|
clduhu @(sp,gr7),gr8,cc4,1
|
|
test_gr_limmed 0x0000,0x0000,gr8
|
|
test_gr_gr sp,gr9
|
|
|
|
set_gr_gr gr20,sp
|
|
set_mem_limmed 0xdead,0xbeef,sp
|
|
set_gr_limmed 0xbeef,0xdead,gr8
|
|
|
|
set_gr_gr sp,gr9
|
|
set_gr_immed 0,gr7
|
|
clduhu @(sp,gr7),gr8,cc0,0
|
|
test_gr_limmed 0xbeef,0xdead,gr8
|
|
test_gr_gr sp,gr9
|
|
|
|
set_gr_immed 2,gr7
|
|
clduhu @(sp,gr7),gr8,cc0,0
|
|
test_gr_limmed 0xbeef,0xdead,gr8
|
|
test_gr_gr sp,gr9
|
|
|
|
inc_gr_immed 4,gr9
|
|
set_mem_limmed 0xffff,0x0000,sp
|
|
inc_gr_immed 4,sp
|
|
set_gr_immed -2,gr7
|
|
clduhu @(sp,gr7),gr8,cc4,0
|
|
test_gr_limmed 0xbeef,0xdead,gr8
|
|
test_gr_gr sp,gr9
|
|
|
|
set_gr_gr sp,gr20
|
|
set_mem_limmed 0xdead,0xbeef,sp
|
|
set_gr_limmed 0xbeef,0xdead,gr8
|
|
|
|
set_gr_gr sp,gr9
|
|
set_gr_immed 0,gr7
|
|
clduhu @(sp,gr7),gr8,cc1,0
|
|
test_gr_limmed 0x0000,0xdead,gr8
|
|
test_gr_gr sp,gr9
|
|
|
|
inc_gr_immed 2,gr9
|
|
set_gr_immed 2,gr7
|
|
clduhu @(sp,gr7),gr8,cc1,0
|
|
test_gr_limmed 0x0000,0xbeef,gr8
|
|
test_gr_gr sp,gr9
|
|
|
|
inc_gr_immed -2,sp
|
|
set_mem_limmed 0xffff,0x0000,sp
|
|
inc_gr_immed 4,sp
|
|
set_gr_immed -2,gr7
|
|
clduhu @(sp,gr7),gr8,cc5,0
|
|
test_gr_limmed 0x0000,0x0000,gr8
|
|
test_gr_gr sp,gr9
|
|
|
|
set_gr_gr gr20,sp
|
|
set_mem_limmed 0xdead,0xbeef,sp
|
|
set_gr_limmed 0xbeef,0xdead,gr8
|
|
|
|
set_gr_gr sp,gr9
|
|
set_gr_immed 0,gr7
|
|
clduhu @(sp,gr7),gr8,cc1,1
|
|
test_gr_limmed 0xbeef,0xdead,gr8
|
|
test_gr_gr sp,gr9
|
|
|
|
set_gr_immed 2,gr7
|
|
clduhu @(sp,gr7),gr8,cc1,1
|
|
test_gr_limmed 0xbeef,0xdead,gr8
|
|
test_gr_gr sp,gr9
|
|
|
|
inc_gr_immed 4,gr9
|
|
set_mem_limmed 0xffff,0x0000,sp
|
|
inc_gr_immed 4,sp
|
|
set_gr_immed -2,gr7
|
|
clduhu @(sp,gr7),gr8,cc5,1
|
|
test_gr_limmed 0xbeef,0xdead,gr8
|
|
test_gr_gr sp,gr9
|
|
|
|
set_gr_gr gr20,sp
|
|
set_mem_limmed 0xdead,0xbeef,sp
|
|
set_gr_limmed 0xbeef,0xdead,gr8
|
|
|
|
set_gr_gr sp,gr9
|
|
set_gr_immed 0,gr7
|
|
clduhu @(sp,gr7),gr8,cc2,0
|
|
test_gr_limmed 0xbeef,0xdead,gr8
|
|
test_gr_gr sp,gr9
|
|
|
|
set_gr_immed 2,gr7
|
|
clduhu @(sp,gr7),gr8,cc2,1
|
|
test_gr_limmed 0xbeef,0xdead,gr8
|
|
test_gr_gr sp,gr9
|
|
|
|
inc_gr_immed 4,gr9
|
|
set_mem_limmed 0xffff,0x0000,sp
|
|
inc_gr_immed 4,sp
|
|
set_gr_immed -2,gr7
|
|
clduhu @(sp,gr7),gr8,cc6,0
|
|
test_gr_limmed 0xbeef,0xdead,gr8
|
|
test_gr_gr sp,gr9
|
|
|
|
set_gr_gr gr20,sp
|
|
set_mem_limmed 0xdead,0xbeef,sp
|
|
set_gr_limmed 0xbeef,0xdead,gr8
|
|
|
|
set_gr_gr sp,gr9
|
|
set_gr_immed 0,gr7
|
|
clduhu @(sp,gr7),gr8,cc3,1
|
|
test_gr_limmed 0xbeef,0xdead,gr8
|
|
test_gr_gr sp,gr9
|
|
|
|
set_gr_immed 2,gr7
|
|
clduhu @(sp,gr7),gr8,cc3,0
|
|
test_gr_limmed 0xbeef,0xdead,gr8
|
|
test_gr_gr sp,gr9
|
|
|
|
inc_gr_immed 4,gr9
|
|
set_mem_limmed 0xffff,0x0000,sp
|
|
inc_gr_immed 4,sp
|
|
set_gr_immed -2,gr7
|
|
clduhu @(sp,gr7),gr8,cc7,1
|
|
test_gr_limmed 0xbeef,0xdead,gr8
|
|
test_gr_gr sp,gr9
|
|
|
|
set_gr_gr gr20,sp
|
|
set_mem_limmed 0xdead,0xbeef,sp
|
|
set_gr_gr sp,gr8
|
|
set_gr_immed 2,gr7
|
|
clduhu @(gr8,gr7),gr8,cc0,1
|
|
test_gr_limmed 0x0000,0xbeef,gr8
|
|
|
|
pass
|