mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-21 04:42:53 +08:00
f4fdd84587
Now that all ports have migrated to the new framework, drop support for the old sim_state_base layout.
64 lines
1.7 KiB
C
64 lines
1.7 KiB
C
/* sim-main.h -- Interface with sim/common.
|
|
|
|
Copyright (C) 2015-2021 Free Software Foundation, Inc.
|
|
|
|
Contributed by Red Hat.
|
|
|
|
This file is part of GDB.
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
|
|
|
#ifndef _SIM_MAIN_H
|
|
#define _SIM_MAIN_H
|
|
|
|
#include "sim-basics.h"
|
|
#include "sim-types.h"
|
|
#include "sim-base.h"
|
|
#include "sim-base.h"
|
|
#include "sim-io.h"
|
|
#include "cpustate.h"
|
|
|
|
/* A per-core state structure. */
|
|
struct _sim_cpu
|
|
{
|
|
GRegister gr[33]; /* Extra register at index 32 is used to hold zero value. */
|
|
FRegister fr[32];
|
|
|
|
uint64_t pc;
|
|
uint32_t CPSR;
|
|
uint32_t FPSR; /* Floating point Status register. */
|
|
uint32_t FPCR; /* Floating point Control register. */
|
|
|
|
uint64_t nextpc;
|
|
uint32_t instr;
|
|
|
|
uint64_t tpidr; /* Thread pointer id. */
|
|
|
|
sim_cpu_base base;
|
|
};
|
|
|
|
typedef enum
|
|
{
|
|
AARCH64_MIN_GR = 0,
|
|
AARCH64_MAX_GR = 31,
|
|
AARCH64_MIN_FR = 32,
|
|
AARCH64_MAX_FR = 63,
|
|
AARCH64_PC_REGNO = 64,
|
|
AARCH64_CPSR_REGNO = 65,
|
|
AARCH64_FPSR_REGNO = 66,
|
|
AARCH64_MAX_REGNO = 67
|
|
} aarch64_regno;
|
|
|
|
#endif /* _SIM_MAIN_H */
|