mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-11-27 03:51:15 +08:00
252 lines
6.4 KiB
C
252 lines
6.4 KiB
C
/* Main simulator entry points specific to the FRV.
|
||
Copyright (C) 1998, 1999, 2000, 2007, 2008, 2009
|
||
Free Software Foundation, Inc.
|
||
Contributed by Red Hat.
|
||
|
||
This file is part of the GNU simulators.
|
||
|
||
This program is free software; you can redistribute it and/or modify
|
||
it under the terms of the GNU General Public License as published by
|
||
the Free Software Foundation; either version 3 of the License, or
|
||
(at your option) any later version.
|
||
|
||
This program is distributed in the hope that it will be useful,
|
||
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
GNU General Public License for more details.
|
||
|
||
You should have received a copy of the GNU General Public License
|
||
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
||
|
||
#define WANT_CPU
|
||
#define WANT_CPU_FRVBF
|
||
#include "sim-main.h"
|
||
#ifdef HAVE_STDLIB_H
|
||
#include <stdlib.h>
|
||
#endif
|
||
#include "sim-options.h"
|
||
#include "libiberty.h"
|
||
#include "bfd.h"
|
||
#include "elf-bfd.h"
|
||
|
||
static void free_state (SIM_DESC);
|
||
static void print_frv_misc_cpu (SIM_CPU *cpu, int verbose);
|
||
|
||
/* Records simulator descriptor so utilities like frv_dump_regs can be
|
||
called from gdb. */
|
||
SIM_DESC current_state;
|
||
|
||
/* Cover function of sim_state_free to free the cpu buffers as well. */
|
||
|
||
static void
|
||
free_state (SIM_DESC sd)
|
||
{
|
||
if (STATE_MODULES (sd) != NULL)
|
||
sim_module_uninstall (sd);
|
||
sim_cpu_free_all (sd);
|
||
sim_state_free (sd);
|
||
}
|
||
|
||
/* Create an instance of the simulator. */
|
||
|
||
SIM_DESC
|
||
sim_open (kind, callback, abfd, argv)
|
||
SIM_OPEN_KIND kind;
|
||
host_callback *callback;
|
||
bfd *abfd;
|
||
char **argv;
|
||
{
|
||
char c;
|
||
int i;
|
||
unsigned long elf_flags = 0;
|
||
SIM_DESC sd = sim_state_alloc (kind, callback);
|
||
|
||
/* The cpu data is kept in a separately allocated chunk of memory. */
|
||
if (sim_cpu_alloc_all (sd, 1, cgen_cpu_max_extra_bytes ()) != SIM_RC_OK)
|
||
{
|
||
free_state (sd);
|
||
return 0;
|
||
}
|
||
|
||
#if 0 /* FIXME: pc is in mach-specific struct */
|
||
/* FIXME: watchpoints code shouldn't need this */
|
||
{
|
||
SIM_CPU *current_cpu = STATE_CPU (sd, 0);
|
||
STATE_WATCHPOINTS (sd)->pc = &(PC);
|
||
STATE_WATCHPOINTS (sd)->sizeof_pc = sizeof (PC);
|
||
}
|
||
#endif
|
||
|
||
if (sim_pre_argv_init (sd, argv[0]) != SIM_RC_OK)
|
||
{
|
||
free_state (sd);
|
||
return 0;
|
||
}
|
||
|
||
/* These options override any module options.
|
||
Obviously ambiguity should be avoided, however the caller may wish to
|
||
augment the meaning of an option. */
|
||
sim_add_option_table (sd, NULL, frv_options);
|
||
|
||
/* getopt will print the error message so we just have to exit if this fails.
|
||
FIXME: Hmmm... in the case of gdb we need getopt to call
|
||
print_filtered. */
|
||
if (sim_parse_args (sd, argv) != SIM_RC_OK)
|
||
{
|
||
free_state (sd);
|
||
return 0;
|
||
}
|
||
|
||
#if 0
|
||
/* Allocate a handler for the control registers and other devices
|
||
if no memory for that range has been allocated by the user.
|
||
All are allocated in one chunk to keep things from being
|
||
unnecessarily complicated. */
|
||
if (sim_core_read_buffer (sd, NULL, read_map, &c, FRV_DEVICE_ADDR, 1) == 0)
|
||
sim_core_attach (sd, NULL,
|
||
0 /*level*/,
|
||
access_read_write,
|
||
0 /*space ???*/,
|
||
FRV_DEVICE_ADDR, FRV_DEVICE_LEN /*nr_bytes*/,
|
||
0 /*modulo*/,
|
||
&frv_devices,
|
||
NULL /*buffer*/);
|
||
#endif
|
||
|
||
/* Allocate core managed memory if none specified by user.
|
||
Use address 4 here in case the user wanted address 0 unmapped. */
|
||
if (sim_core_read_buffer (sd, NULL, read_map, &c, 4, 1) == 0)
|
||
sim_do_commandf (sd, "memory region 0,0x%lx", FRV_DEFAULT_MEM_SIZE);
|
||
|
||
/* check for/establish the reference program image */
|
||
if (sim_analyze_program (sd,
|
||
(STATE_PROG_ARGV (sd) != NULL
|
||
? *STATE_PROG_ARGV (sd)
|
||
: NULL),
|
||
abfd) != SIM_RC_OK)
|
||
{
|
||
free_state (sd);
|
||
return 0;
|
||
}
|
||
|
||
/* set machine and architecture correctly instead of defaulting to frv */
|
||
{
|
||
bfd *prog_bfd = STATE_PROG_BFD (sd);
|
||
if (prog_bfd != NULL)
|
||
{
|
||
struct elf_backend_data *backend_data;
|
||
|
||
if (bfd_get_arch (prog_bfd) != bfd_arch_frv)
|
||
{
|
||
sim_io_eprintf (sd, "%s: \"%s\" is not a FRV object file\n",
|
||
STATE_MY_NAME (sd),
|
||
bfd_get_filename (prog_bfd));
|
||
free_state (sd);
|
||
return 0;
|
||
}
|
||
|
||
backend_data = get_elf_backend_data (prog_bfd);
|
||
|
||
if (backend_data != NULL)
|
||
backend_data->elf_backend_object_p (prog_bfd);
|
||
|
||
elf_flags = elf_elfheader (prog_bfd)->e_flags;
|
||
}
|
||
}
|
||
|
||
/* Establish any remaining configuration options. */
|
||
if (sim_config (sd) != SIM_RC_OK)
|
||
{
|
||
free_state (sd);
|
||
return 0;
|
||
}
|
||
|
||
if (sim_post_argv_init (sd) != SIM_RC_OK)
|
||
{
|
||
free_state (sd);
|
||
return 0;
|
||
}
|
||
|
||
/* Open a copy of the cpu descriptor table. */
|
||
{
|
||
CGEN_CPU_DESC cd = frv_cgen_cpu_open_1 (STATE_ARCHITECTURE (sd)->printable_name,
|
||
CGEN_ENDIAN_BIG);
|
||
for (i = 0; i < MAX_NR_PROCESSORS; ++i)
|
||
{
|
||
SIM_CPU *cpu = STATE_CPU (sd, i);
|
||
CPU_CPU_DESC (cpu) = cd;
|
||
CPU_DISASSEMBLER (cpu) = sim_cgen_disassemble_insn;
|
||
CPU_ELF_FLAGS (cpu) = elf_flags;
|
||
}
|
||
frv_cgen_init_dis (cd);
|
||
}
|
||
|
||
/* Initialize various cgen things not done by common framework.
|
||
Must be done after frv_cgen_cpu_open. */
|
||
cgen_init (sd);
|
||
|
||
/* CPU specific initialization. */
|
||
for (i = 0; i < MAX_NR_PROCESSORS; ++i)
|
||
{
|
||
SIM_CPU* cpu = STATE_CPU (sd, i);
|
||
frv_initialize (cpu, sd);
|
||
}
|
||
|
||
/* Store in a global so things like sparc32_dump_regs can be invoked
|
||
from the gdb command line. */
|
||
current_state = sd;
|
||
|
||
return sd;
|
||
}
|
||
|
||
void
|
||
sim_close (sd, quitting)
|
||
SIM_DESC sd;
|
||
int quitting;
|
||
{
|
||
int i;
|
||
/* Terminate cache support. */
|
||
for (i = 0; i < MAX_NR_PROCESSORS; ++i)
|
||
{
|
||
SIM_CPU* cpu = STATE_CPU (sd, i);
|
||
frv_cache_term (CPU_INSN_CACHE (cpu));
|
||
frv_cache_term (CPU_DATA_CACHE (cpu));
|
||
}
|
||
|
||
frv_cgen_cpu_close (CPU_CPU_DESC (STATE_CPU (sd, 0)));
|
||
sim_module_uninstall (sd);
|
||
}
|
||
|
||
SIM_RC
|
||
sim_create_inferior (sd, abfd, argv, envp)
|
||
SIM_DESC sd;
|
||
bfd *abfd;
|
||
char **argv;
|
||
char **envp;
|
||
{
|
||
SIM_CPU *current_cpu = STATE_CPU (sd, 0);
|
||
SIM_ADDR addr;
|
||
|
||
if (abfd != NULL)
|
||
addr = bfd_get_start_address (abfd);
|
||
else
|
||
addr = 0;
|
||
sim_pc_set (current_cpu, addr);
|
||
|
||
#if 0
|
||
STATE_ARGV (sd) = sim_copy_argv (argv);
|
||
STATE_ENVP (sd) = sim_copy_argv (envp);
|
||
#endif
|
||
|
||
return SIM_RC_OK;
|
||
}
|
||
|
||
void
|
||
sim_do_command (sd, cmd)
|
||
SIM_DESC sd;
|
||
char *cmd;
|
||
{
|
||
if (sim_args_command (sd, cmd) != SIM_RC_OK)
|
||
sim_io_eprintf (sd, "Unknown command `%s'\n", cmd);
|
||
}
|