mirror/binutils-gdb
2
0
Fork 0
mirror of https://sourceware.org/git/binutils-gdb.git synced 2025-02-11 13:02:10 +08:00
Code Issues Packages Projects Releases Wiki Activity
447625978d
binutils-gdb/sim/example-synacor
History
Mike Frysinger 883be19774 sim: cpu: change default init to handle all cpus 
All the runtimes were only initializing a single CPU.  When SMP is
enabled, things quickly crash as none of the other CPU structs are
setup.  Change the default from 0 to the compile time value.
2022-12-25 02:10:46 -05:00
..
ChangeLog-2021
example-synacor-sim.h sim: example-synacor: move arch-specific settings to internal header 2022-12-23 08:32:58 -05:00
interp.c sim: cpu: change default init to handle all cpus 2022-12-25 02:10:46 -05:00
local.mk
Makefile.in
README
README.arch-spec
sim-main.c sim: example-synacor: move arch-specific settings to internal header 2022-12-23 08:32:58 -05:00
sim-main.h sim: example-synacor: move arch-specific settings to internal header 2022-12-23 08:32:58 -05:00

README 

= OVERVIEW =

The Synacor Challenge is a fun programming exercise with a number of puzzles
built into it.  You can find more details about it here:
https://challenge.synacor.com/

The first puzzle is writing an interpreter for their custom ISA.  This is a
simulator for that custom CPU.  The CPU is quite basic: it's 16-bit with only
8 registers and a limited set of instructions.  This means the port will never
grow new features.  See README.arch-spec for more details.

Implementing it here ends up being quite useful: it acts as a simple constrained
"real world" example for people who want to implement a new simulator for their
own architecture.  We demonstrate all the basic fundamentals (registers, memory,
branches, and tracing) that all ports should have.