mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-21 04:42:53 +08:00
999b995ddc
This adds support for the load-link/store-conditional l.lwa/l.swa atomic instructions. The support is added in such way, that the cpu description not only describes the mnemonics, but also the functionality. A couple of fixes to typos in nearby/related code are also snuck into this. cpu/ * or1korbis.cpu (h-atomic-reserve): New hardware. (h-atomic-address): Likewise. (insn-opcode): Add opcodes for LWA and SWA. (atomic-reserve): New operand. (atomic-address): Likewise. (l-lwa, l-swa): New instructions. (l-lbs): Fix typo in comment. (store-insn): Clear atomic reserve on store to atomic-address. Fix register names in fmt field. opcodes/ * or1k-desc.c: Regenerated. * or1k-desc.h: Likewise. * or1k-opc.c: Likewise. * or1k-opc.h: Likewise. * or1k-opinst.c: Likewise. |
||
---|---|---|
.. | ||
ChangeLog | ||
cris.cpu | ||
epiphany.cpu | ||
epiphany.opc | ||
fr30.cpu | ||
fr30.opc | ||
frv.cpu | ||
frv.opc | ||
ip2k.cpu | ||
ip2k.opc | ||
iq10.cpu | ||
iq2000.cpu | ||
iq2000.opc | ||
iq2000m.cpu | ||
lm32.cpu | ||
lm32.opc | ||
m32c.cpu | ||
m32c.opc | ||
m32r.cpu | ||
m32r.opc | ||
mep-avc2.cpu | ||
mep-avc.cpu | ||
mep-c5.cpu | ||
mep-core.cpu | ||
mep-default.cpu | ||
mep-ext-cop.cpu | ||
mep-fmax.cpu | ||
mep-h1.cpu | ||
mep-ivc2.cpu | ||
mep-rhcop.cpu | ||
mep-sample-ucidsp.cpu | ||
mep.cpu | ||
mep.opc | ||
mt.cpu | ||
mt.opc | ||
or1k.cpu | ||
or1k.opc | ||
or1kcommon.cpu | ||
or1korbis.cpu | ||
or1korfpx.cpu | ||
sh64-compact.cpu | ||
sh64-media.cpu | ||
sh.cpu | ||
sh.opc | ||
simplify.inc | ||
xc16x.cpu | ||
xc16x.opc | ||
xstormy16.cpu | ||
xstormy16.opc |