mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-27 04:52:05 +08:00
78da84f994
Similarly to commit 86b24e15c4
("MIPS/LD/testsuite: Correct
comm-data.exp test ABI/emul/endian arrangement") update the mips-elf.exp
test script to:
- correctly select emulations for targets using non-traditional MIPS
emulations,
- correctly select ABIs for targets that do not support all of them,
- use the default endianness selection where possible to benefit targets
that support only one,
- simplify test invocation by providing ABI-specific `run_dump_test'
wrappers, specifically `run_dump_test_o32', `run_dump_test_n32',
`run_dump_test_n64' and `run_dump_test_eabi', which remove the need to
use conditionals across the Expect script or to repeat ABI-specific
GAS and LD flags with each invocation,
removing numerous test failures for `mips-sgi-irix6', `mips64-openbsd',
`mips64el-openbsd' and `mips64el-ps2-elf' targets and broadening
coverage for several MIPS targets.
There are some new failures for the `mips64el-ps2-elf' target with tests
that were not previously run for that target:
FAIL: MIPS16 link branch to absolute expression (n32)
FAIL: MIPS16 link branch to absolute expression 1 (n32)
FAIL: MIPS16 link branch to absolute expression 2 (n32)
FAIL: microMIPS link branch to absolute expression (n32)
FAIL: MIPS ELF got reloc n32
FAIL: MIPS ELF xgot reloc n32
FAIL: undefined weak symbol overflow (n32)
FAIL: R_MIPS16_HI16 and R_MIPS16_LO16 relocs n32
FAIL: ld-mips-elf/attr-gnu-4-0-n32-ph
FAIL: ld-mips-elf/attr-gnu-4-1-n32-ph
FAIL: ld-mips-elf/attr-gnu-4-2-n32-ph
FAIL: ld-mips-elf/attr-gnu-4-3-n32-ph
FAIL: MIPSr6 JALR reloc unaligned/cross-mode link test (n32)
which are mostly due to dump discrepancies caused by mapping differences
coming from the default linker scripts used by these test cases, or
sometimes because of the specific MIPS processor architecture recorded
in the ELF file taking precedence over the general MIPS ISA level also
recorded. Finally, the R_MIPS16_HI16/R_MIPS16_LO16 relocation test
failure is a preexisting issue with the IRIX style emulation.
These failures will have to be addressed separately.
ld/
* testsuite/ld-mips-elf/mips-elf.exp (run_dump_test_abi)
(run_dump_test_o32, run_dump_test_n32, run_dump_test_n64)
(run_dump_test_eabi): New procedures.
(has_newabi, has_elf32): Remove variables.
(has_abi): New associative array variable.
(abi_asflags, abi_ldflags): Update settings across targets.
(irixemul): New variable.
Replace `run_dump_test' calls where applicable throughout with
`run_dump_test_o32', `run_dump_test_n32', `run_dump_test_n64'
and `run_dump_test_eabi' as appropriate. Remove explicit
passing of `abi_asflags' and `abi_ldflags'. Use `noarch' for
tests that require their own architecture setting. Force the
big endianness for tests that require it. Select the endianness
required for `objdump invocation with the `reloc-2' test.
Conditionalize tests run via `run_ld_link_tests' on the ABI
required and use the ABI list from the `has_abi' array where
appropriate.
* testsuite/ld-mips-elf/attr-gnu-4-0-n32-ph.d: Remove ABI and
endianness selection options from `ld' and `source' tags. Relax
output format matching.
* testsuite/ld-mips-elf/attr-gnu-4-0-n64-ph.d: Likewise.
* testsuite/ld-mips-elf/attr-gnu-4-1-n32-ph.d: Likewise.
* testsuite/ld-mips-elf/attr-gnu-4-1-n64-ph.d: Likewise.
* testsuite/ld-mips-elf/attr-gnu-4-2-n32-ph.d: Likewise.
* testsuite/ld-mips-elf/attr-gnu-4-2-n64-ph.d: Likewise.
* testsuite/ld-mips-elf/attr-gnu-4-3-n32-ph.d: Likewise.
* testsuite/ld-mips-elf/attr-gnu-4-3-n64-ph.d: Likewise.
* testsuite/ld-mips-elf/bal-jalx-addend-micromips-n32.d: Remove
ABI and endianness selection options from `as', `ld', `source'
tags, and also the `-march=from-abi' option. Remove the `as'
tag where it would become empty.
* testsuite/ld-mips-elf/bal-jalx-addend-micromips-n64.d:
Likewise.
* testsuite/ld-mips-elf/bal-jalx-addend-micromips.d: Likewise.
* testsuite/ld-mips-elf/bal-jalx-addend-n32.d: Likewise.
* testsuite/ld-mips-elf/bal-jalx-addend-n64.d: Likewise.
* testsuite/ld-mips-elf/bal-jalx-addend.d: Likewise.
* testsuite/ld-mips-elf/bal-jalx-local-micromips-n32.d:
Likewise.
* testsuite/ld-mips-elf/bal-jalx-local-micromips-n64.d:
Likewise.
* testsuite/ld-mips-elf/bal-jalx-local-micromips.d: Likewise.
* testsuite/ld-mips-elf/bal-jalx-local-n32.d: Likewise.
* testsuite/ld-mips-elf/bal-jalx-local-n64.d: Likewise.
* testsuite/ld-mips-elf/bal-jalx-local.d: Likewise.
* testsuite/ld-mips-elf/bal-jalx-pic-ignore-micromips-n32.d:
Likewise.
* testsuite/ld-mips-elf/bal-jalx-pic-ignore-micromips-n64.d:
Likewise.
* testsuite/ld-mips-elf/bal-jalx-pic-ignore-micromips.d:
Likewise.
* testsuite/ld-mips-elf/bal-jalx-pic-ignore-n32.d: Likewise.
* testsuite/ld-mips-elf/bal-jalx-pic-ignore-n64.d: Likewise.
* testsuite/ld-mips-elf/bal-jalx-pic-ignore.d: Likewise.
* testsuite/ld-mips-elf/bal-jalx-pic-micromips-n32.d: Likewise.
* testsuite/ld-mips-elf/bal-jalx-pic-micromips-n64.d: Likewise.
* testsuite/ld-mips-elf/bal-jalx-pic-micromips.d: Likewise.
* testsuite/ld-mips-elf/bal-jalx-pic-n32.d: Likewise.
* testsuite/ld-mips-elf/bal-jalx-pic-n64.d: Likewise.
* testsuite/ld-mips-elf/bal-jalx-pic.d: Likewise.
* testsuite/ld-mips-elf/branch-absolute-addend-n32.d: Likewise.
* testsuite/ld-mips-elf/branch-absolute-addend-n64.d: Likewise.
* testsuite/ld-mips-elf/branch-absolute-addend.d: Likewise.
* testsuite/ld-mips-elf/branch-absolute-n32.d: Likewise.
* testsuite/ld-mips-elf/branch-absolute-n64.d: Likewise.
* testsuite/ld-mips-elf/branch-absolute.d: Likewise.
* testsuite/ld-mips-elf/dyn-sec64.d: Likewise.
* testsuite/ld-mips-elf/eh-frame1-n32.d: Likewise.
* testsuite/ld-mips-elf/eh-frame1-n64.d: Likewise.
* testsuite/ld-mips-elf/eh-frame2-n32.d: Likewise.
* testsuite/ld-mips-elf/eh-frame2-n64.d: Likewise.
* testsuite/ld-mips-elf/elf-rel-got-n32-embed.d: Likewise.
* testsuite/ld-mips-elf/elf-rel-got-n32.d: Likewise.
* testsuite/ld-mips-elf/elf-rel-got-n64-embed.d: Likewise.
* testsuite/ld-mips-elf/elf-rel-got-n64-irix.d: Likewise.
* testsuite/ld-mips-elf/elf-rel-got-n64.d: Likewise.
* testsuite/ld-mips-elf/elf-rel-xgot-n32-embed.d: Likewise.
* testsuite/ld-mips-elf/elf-rel-xgot-n32.d: Likewise.
* testsuite/ld-mips-elf/elf-rel-xgot-n64-embed.d: Likewise.
* testsuite/ld-mips-elf/elf-rel-xgot-n64-irix.d: Likewise.
* testsuite/ld-mips-elf/elf-rel-xgot-n64.d: Likewise.
* testsuite/ld-mips-elf/emit-relocs-1.d: Likewise.
* testsuite/ld-mips-elf/got-dump-2.d: Likewise.
* testsuite/ld-mips-elf/got-page-2.d: Likewise.
* testsuite/ld-mips-elf/jal-global-overflow-0.d: Likewise.
* testsuite/ld-mips-elf/jal-global-overflow-1.d: Likewise.
* testsuite/ld-mips-elf/jal-local-overflow-0.d: Likewise.
* testsuite/ld-mips-elf/jal-local-overflow-1.d: Likewise.
* testsuite/ld-mips-elf/jalbal.d: Likewise.
* testsuite/ld-mips-elf/jalx-addend-n32.d: Likewise.
* testsuite/ld-mips-elf/jalx-addend-n64.d: Likewise.
* testsuite/ld-mips-elf/jalx-addend.d: Likewise.
* testsuite/ld-mips-elf/jalx-local-n32.d: Likewise.
* testsuite/ld-mips-elf/jalx-local-n64.d: Likewise.
* testsuite/ld-mips-elf/jalx-local.d: Likewise.
* testsuite/ld-mips-elf/jr-to-b-1.d: Likewise.
* testsuite/ld-mips-elf/jr-to-b-2.d: Likewise.
* testsuite/ld-mips-elf/lsi-4010-isa.d: Likewise.
* testsuite/ld-mips-elf/micromips-branch-absolute-addend-n32.d:
Likewise.
* testsuite/ld-mips-elf/micromips-branch-absolute-addend-n64.d:
Likewise.
* testsuite/ld-mips-elf/micromips-branch-absolute-addend.d:
Likewise.
* testsuite/ld-mips-elf/micromips-branch-absolute-n32.d:
Likewise.
* testsuite/ld-mips-elf/micromips-branch-absolute-n64.d:
Likewise.
* testsuite/ld-mips-elf/micromips-branch-absolute.d: Likewise.
* testsuite/ld-mips-elf/mips16-branch-2.d: Likewise.
* testsuite/ld-mips-elf/mips16-branch-3.d: Likewise.
* testsuite/ld-mips-elf/mips16-branch-absolute-1.d: Likewise.
* testsuite/ld-mips-elf/mips16-branch-absolute-2.d: Likewise.
* testsuite/ld-mips-elf/mips16-branch-absolute-addend-1.d:
Likewise.
* testsuite/ld-mips-elf/mips16-branch-absolute-addend-n32-1.d:
Likewise.
* testsuite/ld-mips-elf/mips16-branch-absolute-addend-n32.d:
Likewise.
* testsuite/ld-mips-elf/mips16-branch-absolute-addend-n64-1.d:
Likewise.
* testsuite/ld-mips-elf/mips16-branch-absolute-addend-n64.d:
Likewise.
* testsuite/ld-mips-elf/mips16-branch-absolute-addend.d:
Likewise.
* testsuite/ld-mips-elf/mips16-branch-absolute-n32-1.d:
Likewise.
* testsuite/ld-mips-elf/mips16-branch-absolute-n32-2.d:
Likewise.
* testsuite/ld-mips-elf/mips16-branch-absolute-n32.d: Likewise.
* testsuite/ld-mips-elf/mips16-branch-absolute-n64-1.d:
Likewise.
* testsuite/ld-mips-elf/mips16-branch-absolute-n64-2.d:
Likewise.
* testsuite/ld-mips-elf/mips16-branch-absolute-n64.d: Likewise.
* testsuite/ld-mips-elf/mips16-branch-absolute.d: Likewise.
* testsuite/ld-mips-elf/mips16-branch-addend-2.d: Likewise.
* testsuite/ld-mips-elf/mips16-branch-addend-3.d: Likewise.
* testsuite/ld-mips-elf/mips16-hilo-n32.d: Likewise.
* testsuite/ld-mips-elf/mips16-pcrel-0.d: Likewise.
* testsuite/ld-mips-elf/mips16-pcrel-1.d: Likewise.
* testsuite/ld-mips-elf/mips16-pcrel-addend-2.d: Likewise.
* testsuite/ld-mips-elf/mips16-pcrel-addend-6.d: Likewise.
* testsuite/ld-mips-elf/mips16-pcrel-n32-0.d: Likewise.
* testsuite/ld-mips-elf/mips16-pcrel-n32-1.d: Likewise.
* testsuite/ld-mips-elf/mips16-pcrel-n64-sym32-0.d: Likewise.
* testsuite/ld-mips-elf/mips16-pcrel-n64-sym32-1.d: Likewise.
* testsuite/ld-mips-elf/mips16e2-pcrel-0.d: Likewise.
* testsuite/ld-mips-elf/mips16e2-pcrel-1.d: Likewise.
* testsuite/ld-mips-elf/mips16e2-pcrel-addend-2.d: Likewise.
* testsuite/ld-mips-elf/mips16e2-pcrel-addend-6.d: Likewise.
* testsuite/ld-mips-elf/mips16e2-pcrel-n32-0.d: Likewise.
* testsuite/ld-mips-elf/mips16e2-pcrel-n32-1.d: Likewise.
* testsuite/ld-mips-elf/mips16e2-pcrel-n64-sym32-0.d: Likewise.
* testsuite/ld-mips-elf/mips16e2-pcrel-n64-sym32-1.d: Likewise.
* testsuite/ld-mips-elf/multi-got-1.d: Likewise.
* testsuite/ld-mips-elf/multi-got-hidden-1.d: Likewise.
* testsuite/ld-mips-elf/multi-got-hidden-2.d: Likewise.
* testsuite/ld-mips-elf/multi-got-no-shared.d: Likewise.
* testsuite/ld-mips-elf/no-shared-1-n32.d: Likewise.
* testsuite/ld-mips-elf/no-shared-1-n64.d: Likewise.
* testsuite/ld-mips-elf/no-shared-1-o32.d: Likewise.
* testsuite/ld-mips-elf/pic-and-nonpic-2.d: Likewise.
* testsuite/ld-mips-elf/pic-and-nonpic-3-error.d: Likewise.
* testsuite/ld-mips-elf/pic-and-nonpic-4-error.d: Likewise.
* testsuite/ld-mips-elf/pie-n32.d: Likewise.
* testsuite/ld-mips-elf/pie-n64.d: Likewise.
* testsuite/ld-mips-elf/pie-o32.d: Likewise.
* testsuite/ld-mips-elf/rel32-n32.d: Likewise.
* testsuite/ld-mips-elf/rel32-o32.d: Likewise.
* testsuite/ld-mips-elf/rel64.d: Likewise.
* testsuite/ld-mips-elf/relax-jalr-n32.d: Likewise.
* testsuite/ld-mips-elf/reloc-1-n32.d: Likewise.
* testsuite/ld-mips-elf/reloc-1-n64.d: Likewise.
* testsuite/ld-mips-elf/reloc-2.d: Likewise.
* testsuite/ld-mips-elf/reloc-3-n32.d: Likewise.
* testsuite/ld-mips-elf/reloc-local-overflow.d: Likewise.
* testsuite/ld-mips-elf/textrel-1.d: Likewise.
* testsuite/ld-mips-elf/unaligned-branch-2.d: Likewise.
* testsuite/ld-mips-elf/unaligned-branch-ignore-2.d: Likewise.
* testsuite/ld-mips-elf/unaligned-branch-ignore-micromips.d:
Likewise.
* testsuite/ld-mips-elf/unaligned-branch-ignore-mips16.d:
Likewise.
* testsuite/ld-mips-elf/unaligned-branch-ignore-r6-1.d:
Likewise.
* testsuite/ld-mips-elf/unaligned-branch-micromips.d: Likewise.
* testsuite/ld-mips-elf/unaligned-branch-mips16.d: Likewise.
* testsuite/ld-mips-elf/unaligned-branch-r6-1.d: Likewise.
* testsuite/ld-mips-elf/unaligned-branch-r6-2.d: Likewise.
* testsuite/ld-mips-elf/unaligned-branch.d: Likewise.
* testsuite/ld-mips-elf/unaligned-jalx-addend-0.d: Likewise.
* testsuite/ld-mips-elf/unaligned-jalx-addend-1.d: Likewise.
* testsuite/ld-mips-elf/unaligned-jalx-addend-2.d: Likewise.
* testsuite/ld-mips-elf/unaligned-jalx-addend-3.d: Likewise.
* testsuite/ld-mips-elf/unaligned-jalx-addend-micromips-0.d:
Likewise.
* testsuite/ld-mips-elf/unaligned-jalx-addend-micromips-1.d:
Likewise.
* testsuite/ld-mips-elf/unaligned-jalx-addend-mips16-0.d:
Likewise.
* testsuite/ld-mips-elf/unaligned-jalx-addend-mips16-1.d:
Likewise.
* testsuite/ld-mips-elf/unaligned-jump-micromips.d: Likewise.
* testsuite/ld-mips-elf/unaligned-jump-mips16.d: Likewise.
* testsuite/ld-mips-elf/unaligned-jump.d: Likewise.
* testsuite/ld-mips-elf/unaligned-ldpc-0.d: Likewise.
* testsuite/ld-mips-elf/unaligned-ldpc-1.d: Likewise.
* testsuite/ld-mips-elf/unaligned-lwpc-0.d: Likewise.
* testsuite/ld-mips-elf/unaligned-lwpc-1.d: Likewise.
327 lines
8.5 KiB
Makefile
327 lines
8.5 KiB
Makefile
#name: MIPS eh-frame 1, n64
|
|
#source: eh-frame1.s
|
|
#source: eh-frame1.s
|
|
#as: --defsym alignment=3 --defsym fill=0x40
|
|
#readelf: --relocs -wf
|
|
#ld: -shared -Teh-frame1.ld
|
|
#warning: FDE encoding in.*prevents \.eh_frame_hdr table being created.
|
|
|
|
Relocation section '\.rel\.dyn' .*:
|
|
*Offset .*
|
|
0+00+000 [0-9a-f]+ R_MIPS_NONE *
|
|
*Type2: R_MIPS_NONE *
|
|
*Type3: R_MIPS_NONE *
|
|
# Initial PCs for the FDEs attached to CIE 0x120
|
|
0+00030140 [0-9a-f]+ R_MIPS_REL32 *
|
|
*Type2: R_MIPS_64 *
|
|
*Type3: R_MIPS_NONE *
|
|
0+00030160 [0-9a-f]+ R_MIPS_REL32 *
|
|
*Type2: R_MIPS_64 *
|
|
*Type3: R_MIPS_NONE *
|
|
0+00030300 [0-9a-f]+ R_MIPS_REL32 *
|
|
*Type2: R_MIPS_64 *
|
|
*Type3: R_MIPS_NONE *
|
|
0+00030320 [0-9a-f]+ R_MIPS_REL32 *
|
|
*Type2: R_MIPS_64 *
|
|
*Type3: R_MIPS_NONE *
|
|
0+000300c7 [0-9a-f]+ R_MIPS_REL32 0+00+00+00 foo
|
|
*Type2: R_MIPS_64 *
|
|
*Type3: R_MIPS_NONE *
|
|
0+00030130 [0-9a-f]+ R_MIPS_REL32 0+00+00+00 foo
|
|
*Type2: R_MIPS_64 *
|
|
*Type3: R_MIPS_NONE *
|
|
0+0003018a [0-9a-f]+ R_MIPS_REL32 0+00+00+00 foo
|
|
*Type2: R_MIPS_64 *
|
|
*Type3: R_MIPS_NONE *
|
|
Contents of the \.eh_frame section:
|
|
|
|
0+0000 0+0014 0+0000 CIE
|
|
Version: 1
|
|
Augmentation: "zR"
|
|
Code alignment factor: 1
|
|
Data alignment factor: 4
|
|
Return address column: 31
|
|
Augmentation data: 1c
|
|
|
|
DW_CFA_advance_loc: 0 to 0+0000
|
|
DW_CFA_advance_loc: 0 to 0+0000
|
|
DW_CFA_advance_loc: 0 to 0+0000
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
|
|
0+0018 0+001c 0+001c FDE cie=0+0000 pc=0+020000..0+020010
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
|
|
0+0038 0+001c 0+003c FDE cie=0+0000 pc=0+020010..0+020030
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
|
|
# basic2 removed
|
|
0+0058 0+001c 0+005c FDE cie=0+0000 pc=0+020030..0+020060
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
|
|
# basic3 removed
|
|
0+0078 0+001c 0+007c FDE cie=0+0000 pc=0+020060..0+0200a0
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
|
|
# basic4 removed
|
|
0+0098 0+0018 0+009c FDE cie=0+0000 pc=0+0200a0..0+0200f0
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
|
|
0+00b4 0+0020 0+0000 CIE
|
|
Version: 1
|
|
Augmentation: "zRP"
|
|
Code alignment factor: 1
|
|
Data alignment factor: 4
|
|
Return address column: 31
|
|
Augmentation data: 1c 00 00 00 00 00 00 00 00 00
|
|
|
|
DW_CFA_advance_loc: 0 to 0+0000
|
|
DW_CFA_advance_loc: 0 to 0+0000
|
|
DW_CFA_advance_loc: 0 to 0+0000
|
|
DW_CFA_advance_loc: 0 to 0+0000
|
|
DW_CFA_advance_loc: 0 to 0+0000
|
|
DW_CFA_advance_loc: 0 to 0+0000
|
|
DW_CFA_advance_loc: 0 to 0+0000
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
|
|
0+00d8 0+001c 0+0028 FDE cie=0+00b4 pc=0+0200f0..0+020100
|
|
DW_CFA_advance_loc: 0 to 0+0200f0
|
|
DW_CFA_advance_loc: 0 to 0+0200f0
|
|
DW_CFA_advance_loc: 0 to 0+0200f0
|
|
DW_CFA_advance_loc: 0 to 0+0200f0
|
|
DW_CFA_advance_loc: 0 to 0+0200f0
|
|
DW_CFA_advance_loc: 0 to 0+0200f0
|
|
DW_CFA_advance_loc: 0 to 0+0200f0
|
|
|
|
0+00f8 0+001c 0+0048 FDE cie=0+00b4 pc=0+020100..0+020120
|
|
DW_CFA_advance_loc: 0 to 0+020100
|
|
DW_CFA_advance_loc: 0 to 0+020100
|
|
DW_CFA_advance_loc: 0 to 0+020100
|
|
DW_CFA_advance_loc: 0 to 0+020100
|
|
DW_CFA_advance_loc: 0 to 0+020100
|
|
DW_CFA_advance_loc: 0 to 0+020100
|
|
DW_CFA_advance_loc: 0 to 0+020100
|
|
|
|
0+0118 0+001c 0+0000 CIE
|
|
Version: 1
|
|
Augmentation: "zP"
|
|
Code alignment factor: 1
|
|
Data alignment factor: 4
|
|
Return address column: 31
|
|
Augmentation data: 50 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
|
|
|
|
|
|
0+0138 0+001c 0+0024 FDE cie=0+0118 pc=0+020120..0+020130
|
|
DW_CFA_advance_loc: 0 to 0+020120
|
|
DW_CFA_advance_loc: 0 to 0+020120
|
|
DW_CFA_advance_loc: 0 to 0+020120
|
|
DW_CFA_advance_loc: 0 to 0+020120
|
|
DW_CFA_advance_loc: 0 to 0+020120
|
|
DW_CFA_advance_loc: 0 to 0+020120
|
|
DW_CFA_advance_loc: 0 to 0+020120
|
|
|
|
0+0158 0+001c 0+0044 FDE cie=0+0118 pc=0+020130..0+020150
|
|
DW_CFA_advance_loc: 0 to 0+020130
|
|
DW_CFA_advance_loc: 0 to 0+020130
|
|
DW_CFA_advance_loc: 0 to 0+020130
|
|
DW_CFA_advance_loc: 0 to 0+020130
|
|
DW_CFA_advance_loc: 0 to 0+020130
|
|
DW_CFA_advance_loc: 0 to 0+020130
|
|
DW_CFA_advance_loc: 0 to 0+020130
|
|
|
|
0+0178 0+001c 0+0000 CIE
|
|
Version: 1
|
|
Augmentation: "zPR"
|
|
Code alignment factor: 1
|
|
Data alignment factor: 4
|
|
Return address column: 31
|
|
Augmentation data: 00 00 00 00 00 00 00 00 00 1c
|
|
|
|
DW_CFA_advance_loc: 0 to 0+0000
|
|
DW_CFA_advance_loc: 0 to 0+0000
|
|
DW_CFA_advance_loc: 0 to 0+0000
|
|
DW_CFA_advance_loc: 0 to 0+0000
|
|
DW_CFA_advance_loc: 0 to 0+0000
|
|
|
|
0+0198 0+001c 0+0024 FDE cie=0+0178 pc=0+020150..0+020160
|
|
DW_CFA_advance_loc: 0 to 0+020150
|
|
DW_CFA_advance_loc: 0 to 0+020150
|
|
DW_CFA_advance_loc: 0 to 0+020150
|
|
DW_CFA_advance_loc: 0 to 0+020150
|
|
DW_CFA_advance_loc: 0 to 0+020150
|
|
DW_CFA_advance_loc: 0 to 0+020150
|
|
DW_CFA_advance_loc: 0 to 0+020150
|
|
|
|
# FDE for .discard removed
|
|
# zPR2 removed
|
|
0+01b8 0+001c 0+0044 FDE cie=0+0178 pc=0+020160..0+020190
|
|
DW_CFA_advance_loc: 0 to 0+020160
|
|
DW_CFA_advance_loc: 0 to 0+020160
|
|
DW_CFA_advance_loc: 0 to 0+020160
|
|
DW_CFA_advance_loc: 0 to 0+020160
|
|
DW_CFA_advance_loc: 0 to 0+020160
|
|
DW_CFA_advance_loc: 0 to 0+020160
|
|
DW_CFA_advance_loc: 0 to 0+020160
|
|
|
|
0+01d8 0+001c 0+0064 FDE cie=0+0178 pc=0+020190..0+0201d0
|
|
DW_CFA_advance_loc: 0 to 0+020190
|
|
DW_CFA_advance_loc: 0 to 0+020190
|
|
DW_CFA_advance_loc: 0 to 0+020190
|
|
DW_CFA_advance_loc: 0 to 0+020190
|
|
DW_CFA_advance_loc: 0 to 0+020190
|
|
DW_CFA_advance_loc: 0 to 0+020190
|
|
DW_CFA_advance_loc: 0 to 0+020190
|
|
|
|
0+01f8 0+001c 0+01fc FDE cie=0+0000 pc=0+0201d0..0+0201e0
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
|
|
# basic1 removed, followed by repeat of above
|
|
0+0218 0+001c 0+021c FDE cie=0+0000 pc=0+0201e0..0+0201f0
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
|
|
0+0238 0+001c 0+023c FDE cie=0+0000 pc=0+0201f0..0+020210
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
|
|
0+0258 0+001c 0+025c FDE cie=0+0000 pc=0+020210..0+020240
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
|
|
0+0278 0+001c 0+027c FDE cie=0+0000 pc=0+020240..0+020280
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
|
|
0+0298 0+001c 0+029c FDE cie=0+0000 pc=0+020280..0+0202d0
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
|
|
0+02b8 0+001c 0+0208 FDE cie=0+00b4 pc=0+0202d0..0+0202e0
|
|
DW_CFA_advance_loc: 0 to 0+0202d0
|
|
DW_CFA_advance_loc: 0 to 0+0202d0
|
|
DW_CFA_advance_loc: 0 to 0+0202d0
|
|
DW_CFA_advance_loc: 0 to 0+0202d0
|
|
DW_CFA_advance_loc: 0 to 0+0202d0
|
|
DW_CFA_advance_loc: 0 to 0+0202d0
|
|
DW_CFA_advance_loc: 0 to 0+0202d0
|
|
|
|
0+02d8 0+001c 0+0228 FDE cie=0+00b4 pc=0+0202e0..0+020300
|
|
DW_CFA_advance_loc: 0 to 0+0202e0
|
|
DW_CFA_advance_loc: 0 to 0+0202e0
|
|
DW_CFA_advance_loc: 0 to 0+0202e0
|
|
DW_CFA_advance_loc: 0 to 0+0202e0
|
|
DW_CFA_advance_loc: 0 to 0+0202e0
|
|
DW_CFA_advance_loc: 0 to 0+0202e0
|
|
DW_CFA_advance_loc: 0 to 0+0202e0
|
|
|
|
0+02f8 0+001c 0+01e4 FDE cie=0+0118 pc=0+020300..0+020310
|
|
DW_CFA_advance_loc: 0 to 0+020300
|
|
DW_CFA_advance_loc: 0 to 0+020300
|
|
DW_CFA_advance_loc: 0 to 0+020300
|
|
DW_CFA_advance_loc: 0 to 0+020300
|
|
DW_CFA_advance_loc: 0 to 0+020300
|
|
DW_CFA_advance_loc: 0 to 0+020300
|
|
DW_CFA_advance_loc: 0 to 0+020300
|
|
|
|
0+0318 0+001c 0+0204 FDE cie=0+0118 pc=0+020310..0+020330
|
|
DW_CFA_advance_loc: 0 to 0+020310
|
|
DW_CFA_advance_loc: 0 to 0+020310
|
|
DW_CFA_advance_loc: 0 to 0+020310
|
|
DW_CFA_advance_loc: 0 to 0+020310
|
|
DW_CFA_advance_loc: 0 to 0+020310
|
|
DW_CFA_advance_loc: 0 to 0+020310
|
|
DW_CFA_advance_loc: 0 to 0+020310
|
|
|
|
0+0338 0+001c 0+01c4 FDE cie=0+0178 pc=0+020330..0+020340
|
|
DW_CFA_advance_loc: 0 to 0+020330
|
|
DW_CFA_advance_loc: 0 to 0+020330
|
|
DW_CFA_advance_loc: 0 to 0+020330
|
|
DW_CFA_advance_loc: 0 to 0+020330
|
|
DW_CFA_advance_loc: 0 to 0+020330
|
|
DW_CFA_advance_loc: 0 to 0+020330
|
|
DW_CFA_advance_loc: 0 to 0+020330
|
|
|
|
0+0358 0+001c 0+01e4 FDE cie=0+0178 pc=0+020340..0+020370
|
|
DW_CFA_advance_loc: 0 to 0+020340
|
|
DW_CFA_advance_loc: 0 to 0+020340
|
|
DW_CFA_advance_loc: 0 to 0+020340
|
|
DW_CFA_advance_loc: 0 to 0+020340
|
|
DW_CFA_advance_loc: 0 to 0+020340
|
|
DW_CFA_advance_loc: 0 to 0+020340
|
|
DW_CFA_advance_loc: 0 to 0+020340
|
|
|
|
0+0378 0+001c 0+0204 FDE cie=0+0178 pc=0+020370..0+0203b0
|
|
DW_CFA_advance_loc: 0 to 0+020370
|
|
DW_CFA_advance_loc: 0 to 0+020370
|
|
DW_CFA_advance_loc: 0 to 0+020370
|
|
DW_CFA_advance_loc: 0 to 0+020370
|
|
DW_CFA_advance_loc: 0 to 0+020370
|
|
DW_CFA_advance_loc: 0 to 0+020370
|
|
DW_CFA_advance_loc: 0 to 0+020370
|
|
|
|
0+0398 0+0018 0+039c FDE cie=0+0000 pc=0+0203b0..0+0203c0
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
DW_CFA_nop
|
|
|