mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2025-01-12 12:16:04 +08:00
fd67aa1129
Adds two new external authors to etc/update-copyright.py to cover bfd/ax_tls.m4, and adds gprofng to dirs handled automatically, then updates copyright messages as follows: 1) Update cgen/utils.scm emitted copyrights. 2) Run "etc/update-copyright.py --this-year" with an extra external author I haven't committed, 'Kalray SA.', to cover gas testsuite files (which should have their copyright message removed). 3) Build with --enable-maintainer-mode --enable-cgen-maint=yes. 4) Check out */po/*.pot which we don't update frequently.
63 lines
1.7 KiB
C
63 lines
1.7 KiB
C
/* This file defines the interface between the m32c simulator and gdb.
|
|
Copyright (C) 2005-2024 Free Software Foundation, Inc.
|
|
|
|
This file is part of GDB.
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
|
|
|
#ifndef SIM_M32C_H
|
|
#define SIM_M32C_H
|
|
|
|
enum m32c_sim_reg {
|
|
m32c_sim_reg_r0_bank0,
|
|
m32c_sim_reg_r1_bank0,
|
|
m32c_sim_reg_r2_bank0,
|
|
m32c_sim_reg_r3_bank0,
|
|
m32c_sim_reg_a0_bank0,
|
|
m32c_sim_reg_a1_bank0,
|
|
m32c_sim_reg_fb_bank0,
|
|
m32c_sim_reg_sb_bank0,
|
|
m32c_sim_reg_r0_bank1,
|
|
m32c_sim_reg_r1_bank1,
|
|
m32c_sim_reg_r2_bank1,
|
|
m32c_sim_reg_r3_bank1,
|
|
m32c_sim_reg_a0_bank1,
|
|
m32c_sim_reg_a1_bank1,
|
|
m32c_sim_reg_fb_bank1,
|
|
m32c_sim_reg_sb_bank1,
|
|
m32c_sim_reg_usp,
|
|
m32c_sim_reg_isp,
|
|
m32c_sim_reg_pc,
|
|
m32c_sim_reg_intb,
|
|
m32c_sim_reg_flg,
|
|
m32c_sim_reg_svf,
|
|
m32c_sim_reg_svp,
|
|
m32c_sim_reg_vct,
|
|
m32c_sim_reg_dmd0,
|
|
m32c_sim_reg_dmd1,
|
|
m32c_sim_reg_dct0,
|
|
m32c_sim_reg_dct1,
|
|
m32c_sim_reg_drc0,
|
|
m32c_sim_reg_drc1,
|
|
m32c_sim_reg_dma0,
|
|
m32c_sim_reg_dma1,
|
|
m32c_sim_reg_dsa0,
|
|
m32c_sim_reg_dsa1,
|
|
m32c_sim_reg_dra0,
|
|
m32c_sim_reg_dra1,
|
|
m32c_sim_reg_num_regs
|
|
};
|
|
|
|
#endif /* SIM_M32C_H */
|