mirror/binutils-gdb
2
0
Fork 0
mirror of https://sourceware.org/git/binutils-gdb.git synced 2025-02-17 13:10:12 +08:00
Code Issues Packages Projects Releases Wiki Activity
2bb7589ddf
binutils-gdb/opcodes
History
jiawei 3d1cafa0c6 RISC-V: Scalar crypto instructions and operand set. 
Add instructions in k-ext, some instruction in zbkb, zbkc is reuse from
zbb,zbc, we just change the class attribute to make them both support.
The 'aes64ks1i' and 'aes64ks2' instructions are present in both the Zknd
and Zkne extensions on rv64.  Add new operand letter 'y' to present 'bs'
symbol and 'Y' to present 'rnum' symbolc  for zkn instructions.  Also add
a new Entropy Source CSR define 'seed' located at address 0x015.

bfd/
	* elfxx-riscv.c (riscv_multi_subset_supports): Added support for
	crypto extension.
gas/
	*config/tc-riscv.c (enum riscv_csr_class): Added CSR_CLASS_ZKR.
	(riscv_csr_address): Checked for CSR_CLASS_ZKR.
	(validate_riscv_insn): Added y and Y for bs and rnum operands.
	(riscv_ip): Handle y and Y operands.
include/
	* opcode/riscv-opc.h: Added encodings of crypto instructions.
	Also defined new csr seed, which address is 0x15.
	* opcode/riscv.h: Defined OP_* and INSN_CLASS_* for crypto.
opcodes/
	* riscv-dis.c (print_insn_args): Recognized new y and Y operands.
	* riscv-opc.c (riscv_opcodes): Added crypto instructions.
2021-11-16 11:47:55 +08:00
..
po LoongArch opcodes support 2021-10-24 21:36:31 +10:30
.gitignore
aarch64-asm-2.c
aarch64-asm.c
aarch64-asm.h
aarch64-dis-2.c
aarch64-dis.c Missing va_end in aarch64-dis.c 2021-11-05 19:03:34 +10:30
aarch64-dis.h
aarch64-gen.c opcodes: constify aarch64_opcode_tables 2021-07-01 17:51:00 -04:00
aarch64-opc-2.c
aarch64-opc.c
aarch64-opc.h
aarch64-tbl.h opcodes: constify aarch64_opcode_tables 2021-07-01 17:51:00 -04:00
aclocal.m4
alpha-dis.c
alpha-opc.c
arc-dis.c arc: Construct disassembler options dynamically 2021-06-02 15:32:58 +03:00
arc-dis.h
arc-ext-tbl.h
arc-ext.c
arc-ext.h
arc-fxi.h
arc-nps400-tbl.h
arc-opc.c
arc-regs.h opcodes: Fix the auxiliary register numbers for ARC HS 2021-08-17 18:33:05 +02:00
arc-tbl.h
arm-dis.c arm: add armv9-a architecture to -march 2021-11-01 10:51:03 +00:00
avr-dis.c
bfin-dis.c
bpf-asm.c
bpf-desc.c
bpf-desc.h
bpf-dis.c
bpf-ibld.c
bpf-opc.c
bpf-opc.h
cgen-asm.c
cgen-asm.in
cgen-bitset.c
cgen-dis.c opcodes: make use of __builtin_popcount when available 2021-06-22 09:53:13 +01:00
cgen-dis.in
cgen-ibld.in
cgen-opc.c
cgen.sh
ChangeLog opcodes: Fix RPATH not being set for dynamic libbfd dependency 2021-10-27 12:21:14 +01:00
ChangeLog-0001
ChangeLog-0203
ChangeLog-2004
ChangeLog-2005
ChangeLog-2006
ChangeLog-2007
ChangeLog-2008
ChangeLog-2009
ChangeLog-2010
ChangeLog-2011
ChangeLog-2012
ChangeLog-2013
ChangeLog-2014
ChangeLog-2015
ChangeLog-2016
ChangeLog-2017
ChangeLog-2018
ChangeLog-2019
ChangeLog-2020
ChangeLog-9297
ChangeLog-9899
config.in
configure Don't compile some opcodes files when bfd is 32-bit only 2021-11-12 19:02:12 +10:30
configure.ac Don't compile some opcodes files when bfd is 32-bit only 2021-11-12 19:02:12 +10:30
configure.com
cr16-dis.c
cr16-opc.c
cris-desc.c
cris-desc.h
cris-dis.c
cris-opc.c
cris-opc.h
crx-dis.c
crx-opc.c
csky-dis.c PR28168: [CSKY] Fix stack overflow in disassembler 2021-08-13 14:13:58 +08:00
csky-opc.h
d10v-dis.c
d10v-opc.c opcodes: d10v: simplify header includes 2021-11-02 22:57:52 -04:00
d30v-dis.c
d30v-opc.c
dep-in.sed
dis-buf.c
dis-init.c
disassemble.c Don't compile some opcodes files when bfd is 32-bit only 2021-11-12 19:02:12 +10:30
disassemble.h LoongArch opcodes support 2021-10-24 21:36:31 +10:30
dlx-dis.c
epiphany-asm.c
epiphany-desc.c
epiphany-desc.h
epiphany-dis.c
epiphany-ibld.c
epiphany-opc.c
epiphany-opc.h
fr30-asm.c
fr30-desc.c
fr30-desc.h
fr30-dis.c
fr30-ibld.c
fr30-opc.c
fr30-opc.h
frv-asm.c
frv-desc.c
frv-desc.h
frv-dis.c
frv-ibld.c
frv-opc.c
frv-opc.h
ft32-dis.c FT32: Remove recursion in ft32_opcode 2021-08-24 20:39:29 +09:30
ft32-opc.c
h8300-dis.c
hppa-dis.c
i386-dis-evex-len.h
i386-dis-evex-mod.h x86: drop xmm_m{b,w,d,q}_mode 2021-07-22 13:08:39 +02:00
i386-dis-evex-prefix.h [PATCH 1/2] Enable Intel AVX512_FP16 instructions 2021-08-05 21:03:41 +08:00
i386-dis-evex-reg.h
i386-dis-evex-w.h [PATCH 1/2] Enable Intel AVX512_FP16 instructions 2021-08-05 21:03:41 +08:00
i386-dis-evex.h [PATCH 1/2] Enable Intel AVX512_FP16 instructions 2021-08-05 21:03:41 +08:00
i386-dis.c x86: Print {bad} on invalid broadcast in OP_E_memory 2021-09-28 11:13:50 +08:00
i386-gen.c [PATCH 1/2] Enable Intel AVX512_FP16 instructions 2021-08-05 21:03:41 +08:00
i386-init.h [PATCH 1/2] Enable Intel AVX512_FP16 instructions 2021-08-05 21:03:41 +08:00
i386-opc.c
i386-opc.h [PATCH 1/2] Enable Intel AVX512_FP16 instructions 2021-08-05 21:03:41 +08:00
i386-opc.tbl [PATCH 1/2] Enable Intel AVX512_FP16 instructions 2021-08-05 21:03:41 +08:00
i386-reg.tbl
i386-tbl.h [PATCH 1/2] Enable Intel AVX512_FP16 instructions 2021-08-05 21:03:41 +08:00
ia64-asmtab.c
ia64-asmtab.h
ia64-dis.c
ia64-gen.c
ia64-ic.tbl
ia64-opc-a.c
ia64-opc-b.c
ia64-opc-d.c
ia64-opc-f.c
ia64-opc-i.c
ia64-opc-m.c
ia64-opc-x.c
ia64-opc.c
ia64-opc.h
ia64-raw.tbl
ia64-war.tbl
ia64-waw.tbl
ip2k-asm.c
ip2k-desc.c
ip2k-desc.h
ip2k-dis.c
ip2k-ibld.c
ip2k-opc.c
ip2k-opc.h
iq2000-asm.c
iq2000-desc.c
iq2000-desc.h
iq2000-dis.c
iq2000-ibld.c
iq2000-opc.c
iq2000-opc.h
lm32-asm.c
lm32-desc.c
lm32-desc.h
lm32-dis.c
lm32-ibld.c
lm32-opc.c
lm32-opc.h
lm32-opinst.c
loongarch-coder.c LoongArch opcodes support 2021-10-24 21:36:31 +10:30
loongarch-dis.c LoongArch opcodes support 2021-10-24 21:36:31 +10:30
loongarch-opc.c LoongArch opcodes support 2021-10-24 21:36:31 +10:30
m32c-asm.c
m32c-desc.c
m32c-desc.h
m32c-dis.c
m32c-ibld.c
m32c-opc.c
m32c-opc.h
m32r-asm.c
m32r-desc.c
m32r-desc.h
m32r-dis.c
m32r-ibld.c
m32r-opc.c
m32r-opc.h
m32r-opinst.c
m68hc11-dis.c
m68hc11-opc.c
m68k-dis.c
m68k-opc.c
m10200-dis.c
m10200-opc.c
m10300-dis.c
m10300-opc.c
MAINTAINERS
Makefile.am Don't compile some opcodes files when bfd is 32-bit only 2021-11-12 19:02:12 +10:30
Makefile.in Don't compile some opcodes files when bfd is 32-bit only 2021-11-12 19:02:12 +10:30
makefile.vms
mcore-dis.c PR1202, mcore disassembler: wrong address loopt 2021-06-03 13:05:57 +09:30
mcore-opc.h
mep-asm.c opcodes: constify & local meps macros 2021-07-01 18:04:16 -04:00
mep-desc.c
mep-desc.h
mep-dis.c
mep-ibld.c
mep-opc.c
mep-opc.h
metag-dis.c
microblaze-dis.c opcodes: constify & scope microblaze opcodes 2021-07-01 17:55:26 -04:00
microblaze-dis.h
microblaze-opc.h opcodes: constify & scope microblaze opcodes 2021-07-01 17:55:26 -04:00
microblaze-opcm.h
micromips-opc.c MIPS/opcodes: Do not use CP0 register names for control registers 2021-05-29 03:26:32 +02:00
mips16-opc.c
mips-dis.c Correct gs264e bfd_mach in mips_arch_choices. 2021-07-27 09:18:27 +08:00
mips-formats.h
mips-opc.c MIPS/opcodes: Reorder legacy COP0, COP2, COP3 opcode instructions 2021-05-29 03:26:33 +02:00
mmix-dis.c
mmix-opc.c
moxie-dis.c
moxie-opc.c
msp430-decode.c
msp430-decode.opc
msp430-dis.c
mt-asm.c
mt-desc.c
mt-desc.h
mt-dis.c
mt-ibld.c
mt-opc.c
mt-opc.h
nds32-asm.c opcodes: cleanup nds32 variables 2021-07-01 18:03:02 -04:00
nds32-asm.h Re: Fix minor NDS32 renaming snafu 2021-07-02 20:48:55 +09:30
nds32-dis.c Re: Fix minor NDS32 renaming snafu 2021-07-02 20:48:55 +09:30
nds32-opc.h
nfp-dis.c Add a sanity check to the init_nfp6000_mecsr_sec() function in the NFP disassembler. 2021-09-06 10:44:29 +01:00
nios2-dis.c
nios2-opc.c
ns32k-dis.c
opc2c.c
opintl.h
or1k-asm.c
or1k-desc.c
or1k-desc.h
or1k-dis.c
or1k-ibld.c
or1k-opc.c
or1k-opc.h
or1k-opinst.c
pdp11-dis.c
pdp11-opc.c
pj-dis.c pj: asan: out of bounds, ubsan: left shift of negative 2021-09-03 11:45:58 +09:30
pj-opc.c
ppc-dis.c PowerPC table driven -Mraw disassembly 2021-05-29 21:06:06 +09:30
ppc-opc.c PowerPC: Enable mfppr mfppr32, mtppr and mtppr32 extended mnemonics on POWER5 2021-09-25 18:21:17 -05:00
pru-dis.c
pru-opc.c
riscv-dis.c RISC-V: Scalar crypto instructions and operand set. 2021-11-16 11:47:55 +08:00
riscv-opc.c RISC-V: Scalar crypto instructions and operand set. 2021-11-16 11:47:55 +08:00
rl78-decode.c
rl78-decode.opc
rl78-dis.c
rx-decode.c
rx-decode.opc
rx-dis.c
s12z-dis.c s12z/disassembler: call memory_error_func when appropriate 2021-10-11 14:07:03 +01:00
s12z-opc.c
s12z-opc.h
s390-dis.c
s390-mkopc.c
s390-opc.c IBM Z: Remove lpswey parameter 2021-08-04 16:51:50 +02:00
s390-opc.txt IBM Z: Remove lpswey parameter 2021-08-04 16:51:50 +02:00
score7-dis.c
score-dis.c
score-opc.h
sh-dis.c
sh-opc.h
sparc-dis.c
sparc-opc.c
spu-dis.c
spu-opc.c
stamp-h.in
sysdep.h
tic4x-dis.c
tic6x-dis.c
tic30-dis.c Fix another strncpy warning 2021-06-19 11:08:55 +09:30
tic54x-dis.c
tic54x-opc.c
tilegx-dis.c
tilegx-opc.c
tilepro-dis.c
tilepro-opc.c
v850-dis.c
v850-opc.c Fix the V850 assembler's generation of relocations for the st.b instruction. 2021-09-02 12:16:10 +01:00
vax-dis.c ubsan: vax: pointer overflow 2021-06-19 11:08:56 +09:30
visium-dis.c
visium-opc.c
wasm32-dis.c
xc16x-asm.c
xc16x-desc.c
xc16x-desc.h
xc16x-dis.c
xc16x-ibld.c
xc16x-opc.c
xc16x-opc.h
xgate-dis.c
xgate-opc.c
xstormy16-asm.c
xstormy16-desc.c
xstormy16-desc.h
xstormy16-dis.c
xstormy16-ibld.c
xstormy16-opc.c
xstormy16-opc.h
xtensa-dis.c
z8k-dis.c
z8k-opc.h
z8kgen.c
z80-dis.c z80/disassembler: call memory_error_func when appropriate 2021-10-11 14:07:03 +01:00