mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-09 04:21:49 +08:00
3e8c568d4f
* gdbarch.sh (SP_REGNUM): Replace by gdbarch_sp_regnum. * v850-tdep.c (v850_unwind_sp): Likewise. * std-regs.c (value_of_builtin_frame_sp_reg): Likewise. * stack.c (frame_info): Likewise. * stabsread.c (define_symbol): Likewise. * sh-tdep.c (sh_push_dummy_call_fpu, sh_push_dummy_call_nofpu) (sh_dwarf2_frame_init_reg, sh_frame_cache, sh_frame_prev_register) (sh_unwind_sp): Likewise. * sh64-tdep.c (sh64_push_dummy_call, sh64_frame_cache) (sh64_frame_prev_register, sh64_unwind_sp): Likewise. * rs6000-tdep.c (rs6000_push_dummy_call, rs6000_unwind_dummy_id) (rs6000_frame_cache): Likewise. * rs6000-nat.c (store_register): Likewise. * remote-mips.c (mips_wait): Likewise. * procfs.c (procfs_fetch_registers, procfs_store_registers): Likewise. * ppc-sysv-tdep.c (ppc_sysv_abi_push_dummy_call) (ppc64_sysv_abi_push_dummy_call): Likewise. * ppcobsd-tdep.c (ppcobsd_sigtramp_frame_cache): Likewise. * ppcobsd-nat.c (ppcobsd_supply_pcb): Likewise. * ppcnbsd-tdep.c (ppcnbsd_sigtramp_cache_init): Likewise. * ppc-linux-tdep.c (ppc_linux_sigtramp_cache): Likewise. * m32r-rom.c (m32r_supply_register): Likewise. * frame.c (frame_sp_unwind): Likewise. * mips-tdep.c (mips_insn16_frame_cache) (mips_insn32_frame_cache): Likewise (comment). * m68klinux-nat.c (supply_gregset): Likewise. * m68k-tdep.c (m68k_get_longjmp_target): Likewise. * ia64-tdep.c (ia64_frame_prev_register): Likewise. * i386-tdep.c (i386_get_longjmp_target): Likewise. * dwarf2-frame.c (dwarf2_frame_default_init_reg): Likewise. * cris-tdep.c (cris_regnums, cris_sigcontext_addr) (cris_sigtramp_frame_unwind_cache, cris_push_dummy_call) (cris_scan_prologue, crisv32_scan_prologue, cris_unwind_sp) (cris_register_type, crisv32_register_type) (cris_dwarf2_frame_init_reg): Likewise. * arch-utils.c (legacy_virtual_frame_pointer): Likewise. * amd64-tdep.c (amd64_frame_prev_register): Likewise. * amd64-linux-tdep.c (amd64_linux_sigcontext_addr): Likewise. * libunwind-frame.c (libunwind_frame_cache): Likewise. * gdbarch.sh (PC_REGNUM): Replace by gdbarch_pc_regnum. * regcache.c (read_pc_pid, generic_target_write_pc): Likewise. * xtensa-tdep.c (xtensa_register_type, xtensa_supply_gregset) (xtensa_unwind_pc, xtensa_frame_cache, xtensa_frame_prev_register) (xtensa_extract_return_value, xtensa_store_return_value): Likewise. * v850-tdep.c (v850_unwind_pc): Likewise. * stack.c (frame_info): Likewise. * sh-tdep.c (sh_generic_show_regs, sh3_show_regs, sh2e_show_regs) (sh2a_show_regs, sh2a_nofpu_show_regs, sh3e_show_regs) (sh3_dsp_show_regs, sh4_show_regs, sh4_nofpu_show_regs) (sh_dwarf2_frame_init_reg, sh_frame_prev_register, sh_unwind_pc) (sh_dsp_show_regs): Likewise. * shnbsd-tdep.c (shnbsd_supply_gregset) (shnbsd_collect_gregset): Likewise. * shnbsd-nat.c (GETREGS_SUPPLIES): Likewise. * sh64-tdep.c (sh64_compact_reg_base_num, sh64_show_media_regs) (sh64_frame_prev_register, sh64_unwind_pc): Likewise. * rs6000-tdep.c (ppc_supply_gregset, ppc_collect_gregset) (6000_register_reggroup_p, rs6000_unwind_pc) (rs6000_frame_cache): Likewise. * rs6000-nat.c (regmap, rs6000_fetch_inferior_registers) (rs6000_store_inferior_registers): Likewise. * remote-mips.c (mips_wait, mips_load): Likewise. * procfs.c (procfs_fetch_registers, procfs_store_registers): Likewise. * ppcobsd-tdep.c (ppcobsd_sigtramp_frame_cache): Likewise. * ppcobsd-nat.c (ppcobsd_supply_pcb): Likewise. * ppcnbsd-tdep.c (ppcnbsd_sigtramp_cache_init): Likewise. * ppcnbsd-nat.c (getregs_supplies, ppcnbsd_supply_pcb): Likewise. * ppc-linux-tdep.c (ppc_linux_sigtramp_cache): Likewise. * ppc-linux-nat.c (ppc_register_u_addr, fetch_ppc_registers) (store_ppc_registers, fill_gregset): Likewise. * mips-tdep.c (mips_stub_frame_cache, mips_gdbarch_init): Likewise. * mipsnbsd-tdep.c (mipsnbsd_supply_reg, mipsnbsd_fill_reg): Likewise. * mipsnbsd-nat.c (getregs_supplies): Likewise. * m68k-tdep.c (m68k_register_type, m68k_unwind_pc): Likewise. * m68klinux-nat.c (supply_gregset): Likewise. * irix5-nat.c (fill_gregset): Likewise. * i386-tdep.c (i386_unwind_pc): Likewise. * i386-linux-nat.c (i386_linux_resume): Likewise. * frame.c (get_prev_frame_1): Likewise. * dwarf2-frame.c (dwarf2_frame_default_init_reg): Likewise. * dbug-rom.c (dbug_supply_register): Likewise. * cris-tdep.c (cris_sigtramp_frame_unwind_cache, cris_scan_prologue) (crisv32_scan_prologue, cris_unwind_pc, cris_register_size) (cris_register_type, crisv32_register_type, crisv32_register_name) (cris_dwarf2_frame_init_reg, find_step_target) (cris_software_single_step, cris_supply_gregset) (cris_regnums): Likewise. * alpha-linux-nat.c (alpha_linux_register_u_offset): Likewise. * aix-thread.c (special_register_p, supply_sprs64, supply_sprs32) (fill_sprs64, fill_sprs32, store_regs_user_thread): Likewise. * mips-linux-tdep.c (mips_linux_write_pc): Likewise. * gdbarch.sh (PS_REGNUM): Replace by gdbarch_ps_regnum. * dbug-rom.c (dbug_supply_register): Likewise. * xtensa-tdep.c (xtensa_supply_gregset, xtensa_frame_cache) (xtensa_frame_prev_register, xtensa_push_dummy_call): Likewise. * win32-nat.c (win32_resume): Likewise. * std-regs.c (value_of_builtin_frame_ps_reg) (value_of_builtin_frame_pc_reg): Likewise. * m68k-tdep.c (m68k_register_type): Likewise. * m68klinux-nat.c (supply_gregset): Likewise. * gdbarch.sh (FP0_REGNUM): Replace by gdbarch_fp0_regnum. * sh-tdep.c (sh_extract_return_value_fpu, sh_store_return_value_fpu) (sh2e_show_regs, sh2a_show_regs, sh3e_show_regs, sh4_show_regs) (sh_sh2a_register_type, sh_sh3e_register_type, sh_sh4_register_type) (fv_reg_base_num, dr_reg_base_num): Likewise. * sh64-tdep.c (sh64_fv_reg_base_num, sh64_dr_reg_base_num) (sh64_fpp_reg_base_num, sh64_compact_reg_base_num, sh64_push_dummy_call) (sh64_extract_return_value, sh64_store_return_value) (sh64_show_media_regs, sh64_show_compact_regs, sh64_register_type) (sh64_do_fp_register, sh64_media_print_registers_info): Likewise. * procfs.c (procfs_fetch_registers, procfs_store_registers) (invalidate_cache): Likewise. * ppc-linux-tdep.c (ppc_linux_sigtramp_cache): Likewise. * mipsnbsd-tdep.c (mipsnbsd_supply_fpreg) (mipsnbsd_fill_fpreg): Likewise. * mipsnbsd-nat.c (mipsnbsd_fetch_inferior_registers) (mipsnbsd_store_inferior_registers): Likewise. * mips-linux-tdep.c (mips_supply_fpregset, mips_fill_fpregset) (mips64_supply_fpregset, mips64_fill_fpregset): Likewise. * mips-linux-nat.c (mips64_linux_register_addr): Likewise. * m68k-tdep.c (m68k_register_type, m68k_convert_register_p): Likewise. * m68klinux-nat.c (getfpregs_supplies, supply_fpregset) (fill_fpregset): Likewise. * irix5-nat.c (supply_fpregset, fill_fpregset): Likewise. * i386-tdep.h (struct_return): Likewise (comment). * i386-nto-tdep.c (i386nto_register_area): Likewise. * go32-nat.c (fetch_register, go32_fetch_registers, store_register) (go32_store_registers): Likewise. * alpha-tdep.c (alpha_next_pc): Likewise. * alpha-linux-nat.c (alpha_linux_register_u_offset): Likewise. * alphabsd-nat.c (alphabsd_fetch_inferior_registers) (alphabsd_store_inferior_registers): Likewise. * core-regset.c (fetch_core_registers): Likewise. * i386v4-nat.c (supply_fpregset, fill_fpregset): Likewise. * gdbarch.c, gdbarch.h: Regenerate.
262 lines
8.4 KiB
C
262 lines
8.4 KiB
C
/* Native support for the SGI Iris running IRIX version 5, for GDB.
|
|
|
|
Copyright (C) 1988, 1989, 1990, 1991, 1992, 1993, 1994, 1995, 1996, 1998,
|
|
1999, 2000, 2001, 2002, 2004, 2006, 2007 Free Software Foundation, Inc.
|
|
|
|
Contributed by Alessandro Forin(af@cs.cmu.edu) at CMU
|
|
and by Per Bothner(bothner@cs.wisc.edu) at U.Wisconsin.
|
|
Implemented for Irix 4.x by Garrett A. Wollman.
|
|
Modified for Irix 5.x by Ian Lance Taylor.
|
|
|
|
This file is part of GDB.
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 2 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program; if not, write to the Free Software
|
|
Foundation, Inc., 51 Franklin Street, Fifth Floor,
|
|
Boston, MA 02110-1301, USA. */
|
|
|
|
#include "defs.h"
|
|
#include "inferior.h"
|
|
#include "gdbcore.h"
|
|
#include "target.h"
|
|
#include "regcache.h"
|
|
|
|
#include "gdb_string.h"
|
|
#include <sys/time.h>
|
|
#include <sys/procfs.h>
|
|
#include <setjmp.h> /* For JB_XXX. */
|
|
|
|
/* Prototypes for supply_gregset etc. */
|
|
#include "gregset.h"
|
|
#include "mips-tdep.h"
|
|
|
|
static void fetch_core_registers (struct regcache *, char *,
|
|
unsigned int, int, CORE_ADDR);
|
|
|
|
|
|
/*
|
|
* See the comment in m68k-tdep.c regarding the utility of these functions.
|
|
*
|
|
* These definitions are from the MIPS SVR4 ABI, so they may work for
|
|
* any MIPS SVR4 target.
|
|
*/
|
|
|
|
void
|
|
supply_gregset (struct regcache *regcache, const gregset_t *gregsetp)
|
|
{
|
|
int regi;
|
|
const greg_t *regp = &(*gregsetp)[0];
|
|
int gregoff = sizeof (greg_t) - mips_isa_regsize (current_gdbarch);
|
|
static char zerobuf[32] = {0};
|
|
|
|
for (regi = 0; regi <= CTX_RA; regi++)
|
|
regcache_raw_supply (regcache, regi,
|
|
(const char *) (regp + regi) + gregoff);
|
|
|
|
regcache_raw_supply (regcache, mips_regnum (current_gdbarch)->pc,
|
|
(const char *) (regp + CTX_EPC) + gregoff);
|
|
regcache_raw_supply (regcache, mips_regnum (current_gdbarch)->hi,
|
|
(const char *) (regp + CTX_MDHI) + gregoff);
|
|
regcache_raw_supply (regcache, mips_regnum (current_gdbarch)->lo,
|
|
(const char *) (regp + CTX_MDLO) + gregoff);
|
|
regcache_raw_supply (regcache, mips_regnum (current_gdbarch)->cause,
|
|
(const char *) (regp + CTX_CAUSE) + gregoff);
|
|
|
|
/* Fill inaccessible registers with zero. */
|
|
regcache_raw_supply (regcache, mips_regnum (current_gdbarch)->badvaddr, zerobuf);
|
|
}
|
|
|
|
void
|
|
fill_gregset (const struct regcache *regcache, gregset_t *gregsetp, int regno)
|
|
{
|
|
int regi, size;
|
|
greg_t *regp = &(*gregsetp)[0];
|
|
gdb_byte buf[MAX_REGISTER_SIZE];
|
|
|
|
/* Under Irix6, if GDB is built with N32 ABI and is debugging an O32
|
|
executable, we have to sign extend the registers to 64 bits before
|
|
filling in the gregset structure. */
|
|
|
|
for (regi = 0; regi <= CTX_RA; regi++)
|
|
if ((regno == -1) || (regno == regi))
|
|
{
|
|
size = register_size (current_gdbarch, regi);
|
|
regcache_raw_collect (regcache, regi, buf);
|
|
*(regp + regi) = extract_signed_integer (buf, size);
|
|
}
|
|
|
|
if ((regno == -1) || (regno == gdbarch_pc_regnum (current_gdbarch)))
|
|
{
|
|
regi = mips_regnum (current_gdbarch)->pc;
|
|
size = register_size (current_gdbarch, regi);
|
|
regcache_raw_collect (regcache, regi, buf);
|
|
*(regp + CTX_EPC) = extract_signed_integer (buf, size);
|
|
}
|
|
|
|
if ((regno == -1) || (regno == mips_regnum (current_gdbarch)->cause))
|
|
{
|
|
regi = mips_regnum (current_gdbarch)->cause;
|
|
size = register_size (current_gdbarch, regi);
|
|
regcache_raw_collect (regcache, regi, buf);
|
|
*(regp + CTX_CAUSE) = extract_signed_integer (buf, size);
|
|
}
|
|
|
|
if ((regno == -1) || (regno == mips_regnum (current_gdbarch)->hi))
|
|
{
|
|
regi = mips_regnum (current_gdbarch)->hi;
|
|
size = register_size (current_gdbarch, regi);
|
|
regcache_raw_collect (regcache, regi, buf);
|
|
*(regp + CTX_MDHI) = extract_signed_integer (buf, size);
|
|
}
|
|
|
|
if ((regno == -1) || (regno == mips_regnum (current_gdbarch)->lo))
|
|
{
|
|
regi = mips_regnum (current_gdbarch)->lo;
|
|
size = register_size (current_gdbarch, regi);
|
|
regcache_raw_collect (regcache, regi, buf);
|
|
*(regp + CTX_MDLO) = extract_signed_integer (buf, size);
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Now we do the same thing for floating-point registers.
|
|
* We don't bother to condition on gdbarch_fp0_regnum since any
|
|
* reasonable MIPS configuration has an R3010 in it.
|
|
*
|
|
* Again, see the comments in m68k-tdep.c.
|
|
*/
|
|
|
|
void
|
|
supply_fpregset (struct regcache *regcache, const fpregset_t *fpregsetp)
|
|
{
|
|
int regi;
|
|
static char zerobuf[32] = {0};
|
|
char fsrbuf[8];
|
|
|
|
/* FIXME, this is wrong for the N32 ABI which has 64 bit FP regs. */
|
|
|
|
for (regi = 0; regi < 32; regi++)
|
|
regcache_raw_supply (regcache, gdbarch_fp0_regnum (current_gdbarch) + regi,
|
|
(const char *) &fpregsetp->fp_r.fp_regs[regi]);
|
|
|
|
/* We can't supply the FSR register directly to the regcache,
|
|
because there is a size issue: On one hand, fpregsetp->fp_csr
|
|
is 32bits long, while the regcache expects a 64bits long value.
|
|
So we use a buffer of the correct size and copy into it the register
|
|
value at the proper location. */
|
|
memset (fsrbuf, 0, 4);
|
|
memcpy (fsrbuf + 4, &fpregsetp->fp_csr, 4);
|
|
|
|
regcache_raw_supply (regcache,
|
|
mips_regnum (current_gdbarch)->fp_control_status,
|
|
fsrbuf);
|
|
|
|
/* FIXME: how can we supply FCRIR? SGI doesn't tell us. */
|
|
regcache_raw_supply (regcache,
|
|
mips_regnum (current_gdbarch)->fp_implementation_revision,
|
|
zerobuf);
|
|
}
|
|
|
|
void
|
|
fill_fpregset (const struct regcache *regcache, fpregset_t *fpregsetp, int regno)
|
|
{
|
|
int regi;
|
|
char *from, *to;
|
|
|
|
/* FIXME, this is wrong for the N32 ABI which has 64 bit FP regs. */
|
|
|
|
for (regi = gdbarch_fp0_regnum (current_gdbarch);
|
|
regi < gdbarch_fp0_regnum (current_gdbarch) + 32; regi++)
|
|
{
|
|
if ((regno == -1) || (regno == regi))
|
|
{
|
|
to = (char *) &(fpregsetp->fp_r.fp_regs[regi - gdbarch_fp0_regnum
|
|
(current_gdbarch)]);
|
|
regcache_raw_collect (regcache, regi, to);
|
|
}
|
|
}
|
|
|
|
if (regno == -1
|
|
|| regno == mips_regnum (current_gdbarch)->fp_control_status)
|
|
{
|
|
char fsrbuf[8];
|
|
|
|
/* We can't fill the FSR register directly from the regcache,
|
|
because there is a size issue: On one hand, fpregsetp->fp_csr
|
|
is 32bits long, while the regcache expects a 64bits long buffer.
|
|
So we use a buffer of the correct size and copy the register
|
|
value from that buffer. */
|
|
regcache_raw_collect (regcache,
|
|
mips_regnum (current_gdbarch)->fp_control_status,
|
|
fsrbuf);
|
|
|
|
memcpy (&fpregsetp->fp_csr, fsrbuf + 4, 4);
|
|
}
|
|
}
|
|
|
|
|
|
/* Provide registers to GDB from a core file.
|
|
|
|
CORE_REG_SECT points to an array of bytes, which were obtained from
|
|
a core file which BFD thinks might contain register contents.
|
|
CORE_REG_SIZE is its size.
|
|
|
|
Normally, WHICH says which register set corelow suspects this is:
|
|
0 --- the general-purpose register set
|
|
2 --- the floating-point register set
|
|
However, for Irix 5, WHICH isn't used.
|
|
|
|
REG_ADDR is also unused. */
|
|
|
|
static void
|
|
fetch_core_registers (struct regcache *regcache,
|
|
char *core_reg_sect, unsigned core_reg_size,
|
|
int which, CORE_ADDR reg_addr)
|
|
{
|
|
char *srcp = core_reg_sect;
|
|
int regsize = mips_isa_regsize (current_gdbarch);
|
|
int regno;
|
|
|
|
/* If regsize is 8, this is a N32 or N64 core file.
|
|
If regsize is 4, this is an O32 core file. */
|
|
if (core_reg_size != regsize * gdbarch_num_regs (current_gdbarch))
|
|
{
|
|
warning (_("wrong size gregset struct in core file"));
|
|
return;
|
|
}
|
|
|
|
for (regno = 0; regno < gdbarch_num_regs (current_gdbarch); regno++)
|
|
{
|
|
regcache_raw_supply (regcache, regno, srcp);
|
|
srcp += regsize;
|
|
}
|
|
}
|
|
|
|
/* Register that we are able to handle irix5 core file formats.
|
|
This really is bfd_target_unknown_flavour */
|
|
|
|
static struct core_fns irix5_core_fns =
|
|
{
|
|
bfd_target_unknown_flavour, /* core_flavour */
|
|
default_check_format, /* check_format */
|
|
default_core_sniffer, /* core_sniffer */
|
|
fetch_core_registers, /* core_read_registers */
|
|
NULL /* next */
|
|
};
|
|
|
|
void
|
|
_initialize_core_irix5 (void)
|
|
{
|
|
deprecated_add_core_fns (&irix5_core_fns);
|
|
}
|