Dimitar Dimitrov fcd5cdd5ae sim: pru: Fix emulation of carry bit ... The PRU architecture documentation [1] was used for the initial GNU simulator implementation. But recently [2] TI confirmed the carry behaviour was wrongly documented. In reality, the PRU carry behaves like the carry in ARM processors. This patch fixes simulator to align with latest recommendations from TI. The new carry.s test was also validated to pass on real hardware - a BeaglePlay board [3]. That test is a bit long because TI still has not released official updates for the PRU documents. And I wanted to ensure simulator handles all edge cases exactly as the real hardware does. [1] https://www.ti.com/lit/pdf/spruij2 [2] https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1244359/sk-am64b-am64x-pru-assembler-how-works-this-bloody-carry [3] https://www.beagleboard.org/boards/beagleplay Signed-off-by: Dimitar Dimitrov <dimitar@dinux.eu>		2023-12-28 09:09:13 +02:00
..
aarch64
arm
avr
bfin
bpf
common
config
cr16
cris
d10v
example-synacor
frv
ft32
h8300
iq2000
lib
lm32
m32c
m32r
m68hc11
mcore	Yet another fix for mcore-sim (rotli)	2023-12-18 22:04:25 -07:00
microblaze
mips
mn10300
moxie
msp430
or1k
pru	sim: pru: Fix emulation of carry bit	2023-12-28 09:09:13 +02:00
riscv
sh
v850
.gitignore
ChangeLog-2021
local.mk