mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2025-02-11 13:02:10 +08:00
Currently, to open a target, with "target TARGET_NAME", GDB finds the target_ops instance with "TARGET_NAME" as short name, and then calls its target_ops::open virtual method. In reality, there's no actual target/name lookup, a pointer to the target_ops object was associated with the "target TARGET_NAME" command at add_target time (when GDB is initialized), as the command's context. This creates a chicken and egg situation. Consider the case of wanting to open multiple remote connections. We want to be able to have one remote target_ops instance per connection, but, if we're not connected yet, so we don't yet have an instance to call target->open() on... This patch fixes this by separating out common info about a target_ops to a separate structure (shortname, longname, doc), and changing the add_target routine to take a reference to such an object instead of a pointer to a target_ops, and a pointer to a factory function that is responsible to open an instance of the corresponding target when the user types "target TARGET_NAME". -extern void add_target (struct target_ops *); +extern void add_target (const target_info &info, target_open_ftype *func); I.e. this factory function replaces the target_ops::open virtual method. For static/singleton targets, nothing changes, the target_open_ftype function pushes the global target_ops instance on the target stack. At target_close time, the connection is tor down, but the global target_ops object remains live. However, targets that support being open multiple times will make their target_open_ftype routine allocate a new target_ops instance on the heap [e.g., new remote_target()], and push that on the stack. At target_close time, the new object is destroyed (by the target_ops::close virtual method). Both the core target and the remote targets will support being open multiple times (others could/should too, but those were my stopping point), but not in this patch yet. We need to get rid of more globals first before that'd be useful. Native targets are somewhat special, given find_default_run_target & friends. Those routines also expect to return a target_ops pointer, even before we've open the target. However, we'll never need more than one instance of the native target, so we can assume/require that native targets are global/simpletons, and have the backends register a pointer to the native target_ops. Since all native targets inherit inf_child_target, we can centralize that registration. See add_inf_child_target, get_native_target/set_native_target and find_default_run_target. gdb/ChangeLog: 2018-05-02 Pedro Alves <palves@redhat.com> * aarch64-fbsd-nat.c (_initialize_aarch64_fbsd_nat): Use add_inf_child_target. * aarch64-linux-nat.c (_initialize_aarch64_linux_nat): Use add_inf_child_target. * aix-thread.c (aix_thread_target_info): New. (aix_thread_target) <shortname, longname, doc>: Delete. <info>: New. * alpha-bsd-nat.c (_initialize_alphabsd_nat): Use add_inf_child_target. * alpha-linux-nat.c (_initialize_alpha_linux_nat): Use add_inf_child_target. * amd64-fbsd-nat.c (_initialize_amd64fbsd_nat): Use add_inf_child_target. * amd64-linux-nat.c (_initialize_amd64_linux_nat): Use add_inf_child_target. * amd64-nbsd-nat.c (_initialize_amd64nbsd_nat): Use add_inf_child_target. * amd64-obsd-nat.c (_initialize_amd64obsd_nat): Use add_inf_child_target. * arm-fbsd-nat.c (_initialize_arm_fbsd_nat): Use add_inf_child_target. * arm-linux-nat.c (_initialize_arm_linux_nat): Use add_inf_child_target. * arm-nbsd-nat.c (_initialize_arm_netbsd_nat): Use add_inf_child_target. * bfd-target.c (target_bfd_target_info): New. (target_bfd) <shortname, longname, doc>: Delete. <info>: New. * bsd-kvm.c (bsd_kvm_target_info): New. (bsd_kvm_target) <shortname, longname, doc>: Delete. <info>: New. (bsd_kvm_target::open): Rename to ... (bsd_kvm_target_open): ... this. Adjust. * bsd-uthread.c (bsd_uthread_target_info): New. (bsd_uthread_target) <shortname, longname, doc>: Delete. <info>: New. * corefile.c (core_file_command): Adjust. * corelow.c (core_target_info): New. (core_target) <shortname, longname, doc>: Delete. <info>: New. (core_target::open): Rename to ... (core_target_open): ... this. Adjust. * ctf.c (ctf_target_info): New. (ctf_target) <shortname, longname, doc>: Delete. <info>: New. (ctf_target::open): Rename to ... (ctf_target_open): ... this. (_initialize_ctf): Adjust. * exec.c (exec_target_info): New. (exec_target) <shortname, longname, doc>: Delete. <info>: New. (exec_target::open): Rename to ... (exec_target_open): ... this. * gdbcore.h (core_target_open): Declare. * go32-nat.c (_initialize_go32_nat): Use add_inf_child_target. * hppa-linux-nat.c (_initialize_hppa_linux_nat): Use add_inf_child_target. * hppa-nbsd-nat.c (_initialize_hppanbsd_nat): Use add_inf_child_target. * hppa-obsd-nat.c (_initialize_hppaobsd_nat): Use add_inf_child_target. * i386-darwin-nat.c (_initialize_i386_darwin_nat): Use add_inf_child_target. * i386-fbsd-nat.c (_initialize_i386fbsd_nat): Use add_inf_child_target. * i386-gnu-nat.c (_initialize_i386gnu_nat): Use add_inf_child_target. * i386-linux-nat.c (_initialize_i386_linux_nat): Use add_inf_child_target. * i386-nbsd-nat.c (_initialize_i386nbsd_nat): Use add_inf_child_target. * i386-obsd-nat.c (_initialize_i386obsd_nat): Use add_inf_child_target. * ia64-linux-nat.c (_initialize_ia64_linux_nat): Use add_inf_child_target. * inf-child.c (inf_child_target_info): New. (inf_child_target::info): New. (inf_child_open_target): Remove 'target' parameter. Use get_native_target instead. (inf_child_target::open): Delete. (add_inf_child_target): New. * inf-child.h (inf_child_target) <shortname, longname, doc, open>: Delete. <info>: New. (add_inf_child_target): Declare. (inf_child_open_target): Declare. * linux-thread-db.c (thread_db_target_info): New. (thread_db_target) <shortname, longname, doc>: Delete. <info>: New. * m32r-linux-nat.c (_initialize_m32r_linux_nat): Use add_inf_child_target. * m68k-bsd-nat.c (_initialize_m68kbsd_nat): Use add_inf_child_target. * m68k-linux-nat.c (_initialize_m68k_linux_nat): Use add_inf_child_target. * m88k-bsd-nat.c (_initialize_m88kbsd_nat): Use add_inf_child_target. * make-target-delegates (print_class): Adjust. * mips-fbsd-nat.c (_initialize_mips_fbsd_nat): Use add_inf_child_target. * mips-linux-nat.c (_initialize_mips_linux_nat): Use add_inf_child_target. * mips-nbsd-nat.c (_initialize_mipsnbsd_nat): Use add_inf_child_target. * mips64-obsd-nat.c (_initialize_mips64obsd_nat): Use add_inf_child_target. * nto-procfs.c (nto_native_target_info): New. (nto_procfs_target_native) <shortname, longname, doc>: Delete. <info>: New. (nto_procfs_target_info): New. (nto_procfs_target_procfs) <shortname, longname, doc>: Delete. <info>: New. (init_procfs_targets): Adjust. * ppc-fbsd-nat.c (_initialize_ppcfbsd_nat): Use add_inf_child_target. * ppc-linux-nat.c (_initialize_ppc_linux_nat): Use add_inf_child_target. * ppc-nbsd-nat.c (_initialize_ppcnbsd_nat): Use add_inf_child_target. * ppc-obsd-nat.c (_initialize_ppcobsd_nat): Use add_inf_child_target. * ravenscar-thread.c (ravenscar_target_info): New. (ravenscar_thread_target) <shortname, longname, doc>: Delete. <info>: New. * record-btrace.c (record_btrace_target_info): (record_btrace_target) <shortname, longname, doc>: Delete. <info>: New. (record_btrace_target::open): Rename to ... (record_btrace_target_open): ... this. Adjust. * record-full.c (record_longname, record_doc): New. (record_full_base_target) <shortname, longname, doc>: Delete. <info>: New. (record_full_target_info): New. (record_full_target): <shortname>: Delete. <info>: New. (record_full_core_open_1, record_full_open_1): Update comments. (record_full_base_target::open): Rename to ... (record_full_open): ... this. (cmd_record_full_restore): Update. (_initialize_record_full): Update. * remote-sim.c (remote_sim_target_info): New. (gdbsim_target) <shortname, longname, doc>: Delete. <info>: New. (gdbsim_target::open): Rename to ... (gdbsim_target_open): ... this. (_initialize_remote_sim): Adjust. * remote.c (remote_doc): New. (remote_target_info): New. (remote_target) <shortname, longname, doc>: Delete. <info>: New. (extended_remote_target_info): New. (extended_remote_target) <shortname, longname, doc>: Delete. <info>: New. (remote_target::open_1): Make static. Adjust. * rs6000-nat.c (_initialize_rs6000_nat): Use add_inf_child_target. * s390-linux-nat.c (_initialize_s390_nat): Use add_inf_child_target. * sh-nbsd-nat.c (_initialize_shnbsd_nat): Use add_inf_child_target. * sol-thread.c (thread_db_target_info): New. (sol_thread_target) <shortname, longname, doc>: Delete. <info>: New. * sparc-linux-nat.c (_initialize_sparc_linux_nat): Use add_inf_child_target. * sparc-nbsd-nat.c (_initialize_sparcnbsd_nat): Use add_inf_child_target. * sparc64-fbsd-nat.c (_initialize_sparc64fbsd_nat): Use add_inf_child_target. * sparc64-linux-nat.c (_initialize_sparc64_linux_nat): Use add_inf_child_target. * sparc64-nbsd-nat.c (_initialize_sparc64nbsd_nat): Use add_inf_child_target. * sparc64-obsd-nat.c (_initialize_sparc64obsd_nat): Use add_inf_child_target. * spu-linux-nat.c (_initialize_spu_nat): Use add_inf_child_target. * spu-multiarch.c (spu_multiarch_target_info): New. (spu_multiarch_target) <shortname, longname, doc>: Delete. <info>: New. * target-delegates.c: Regenerate. * target.c: Include <unordered_map>. (target_ops_p): Delete. (DEF_VEC_P(target_ops_p)): Delete. (target_factories): New. (test_target_info): New. (test_target_ops::info): New. (open_target): Adjust to use target_factories. (add_target_with_completer): Rename to ... (add_target): ... this. Change prototype. Register target_info and open callback in target_factories. Register target_info in command context instead of target_ops. (add_target): Delete old implementation. (add_deprecated_target_alias): Change prototype. Adjust. (the_native_target): New. (set_native_target, get_native_target): New. (find_default_run_target): Use the_native_target. (find_attach_target, find_run_target): Simplify. (target_ops::open): Delete. (dummy_target_info): New. (dummy_target::shortname, dummy_target::longname) (dummy_target::doc): Delete. (dummy_target::info): New. (debug_target::shortname, debug_target::longname) (debug_target::doc): Delete. (debug_target::info): New. * target.h (struct target_info): New. (target_ops::~target_ops): Add comment. (target_ops::info): New. (target_ops::shortname, target_ops::longname, target_ops::doc): No longer virtual. Implement in terms of target_info. (set_native_target, get_native_target): Declare. (target_open_ftype): New. (add_target, add_target_with_completer) (add_deprecated_target_alias): Change prototype. (test_target) <shortname, longname, doc>: Delete. <info>: New. * tilegx-linux-nat.c (_initialize_tile_linux_nat): Use add_inf_child_target. * tracefile-tfile.c (tfile_target_info): New. (tfile_target) <shortname, longname, doc>: Delete. <info>: New. (tfile_target::open): Rename to ... (tfile_target_open): ... this. (_initialize_tracefile_tfile): Adjust. * vax-bsd-nat.c (_initialize_vaxbsd_nat): Use add_inf_child_target. * windows-nat.c (_initialize_windows_nat): Use add_inf_child_target. * xtensa-linux-nat.c (_initialize_xtensa_linux_nat): Use add_inf_child_target.
936 lines
24 KiB
C
936 lines
24 KiB
C
/* Functions specific to running gdb native on IA-64 running
|
|
GNU/Linux.
|
|
|
|
Copyright (C) 1999-2018 Free Software Foundation, Inc.
|
|
|
|
This file is part of GDB.
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
it under the terms of the GNU General Public License as published by
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
(at your option) any later version.
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
GNU General Public License for more details.
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
|
|
|
#include "defs.h"
|
|
#include "inferior.h"
|
|
#include "target.h"
|
|
#include "gdbcore.h"
|
|
#include "regcache.h"
|
|
#include "ia64-tdep.h"
|
|
#include "linux-nat.h"
|
|
|
|
#include <signal.h>
|
|
#include "nat/gdb_ptrace.h"
|
|
#include "gdb_wait.h"
|
|
#ifdef HAVE_SYS_REG_H
|
|
#include <sys/reg.h>
|
|
#endif
|
|
#include <sys/syscall.h>
|
|
#include <sys/user.h>
|
|
|
|
#include <asm/ptrace_offsets.h>
|
|
#include <sys/procfs.h>
|
|
|
|
/* Prototypes for supply_gregset etc. */
|
|
#include "gregset.h"
|
|
|
|
#include "inf-ptrace.h"
|
|
|
|
class ia64_linux_nat_target final : public linux_nat_target
|
|
{
|
|
public:
|
|
/* Add our register access methods. */
|
|
void fetch_registers (struct regcache *, int) override;
|
|
void store_registers (struct regcache *, int) override;
|
|
|
|
enum target_xfer_status xfer_partial (enum target_object object,
|
|
const char *annex,
|
|
gdb_byte *readbuf,
|
|
const gdb_byte *writebuf,
|
|
ULONGEST offset, ULONGEST len,
|
|
ULONGEST *xfered_len) override;
|
|
|
|
const struct target_desc *read_description () override;
|
|
|
|
/* Override watchpoint routines. */
|
|
|
|
/* The IA-64 architecture can step over a watch point (without
|
|
triggering it again) if the "dd" (data debug fault disable) bit
|
|
in the processor status word is set.
|
|
|
|
This PSR bit is set in
|
|
ia64_linux_nat_target::stopped_by_watchpoint when the code there
|
|
has determined that a hardware watchpoint has indeed been hit.
|
|
The CPU will then be able to execute one instruction without
|
|
triggering a watchpoint. */
|
|
bool have_steppable_watchpoint () { return 1; }
|
|
|
|
int can_use_hw_breakpoint (enum bptype, int, int) override;
|
|
bool stopped_by_watchpoint () override;
|
|
bool stopped_data_address (CORE_ADDR *) override;
|
|
int insert_watchpoint (CORE_ADDR, int, enum target_hw_bp_type,
|
|
struct expression *) override;
|
|
int remove_watchpoint (CORE_ADDR, int, enum target_hw_bp_type,
|
|
struct expression *) override;
|
|
/* Override linux_nat_target low methods. */
|
|
void low_new_thread (struct lwp_info *lp) override;
|
|
bool low_status_is_event (int status) override;
|
|
};
|
|
|
|
static ia64_linux_nat_target the_ia64_linux_nat_target;
|
|
|
|
/* These must match the order of the register names.
|
|
|
|
Some sort of lookup table is needed because the offsets associated
|
|
with the registers are all over the board. */
|
|
|
|
static int u_offsets[] =
|
|
{
|
|
/* general registers */
|
|
-1, /* gr0 not available; i.e, it's always zero. */
|
|
PT_R1,
|
|
PT_R2,
|
|
PT_R3,
|
|
PT_R4,
|
|
PT_R5,
|
|
PT_R6,
|
|
PT_R7,
|
|
PT_R8,
|
|
PT_R9,
|
|
PT_R10,
|
|
PT_R11,
|
|
PT_R12,
|
|
PT_R13,
|
|
PT_R14,
|
|
PT_R15,
|
|
PT_R16,
|
|
PT_R17,
|
|
PT_R18,
|
|
PT_R19,
|
|
PT_R20,
|
|
PT_R21,
|
|
PT_R22,
|
|
PT_R23,
|
|
PT_R24,
|
|
PT_R25,
|
|
PT_R26,
|
|
PT_R27,
|
|
PT_R28,
|
|
PT_R29,
|
|
PT_R30,
|
|
PT_R31,
|
|
/* gr32 through gr127 not directly available via the ptrace interface. */
|
|
-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
|
|
/* Floating point registers */
|
|
-1, -1, /* f0 and f1 not available (f0 is +0.0 and f1 is +1.0). */
|
|
PT_F2,
|
|
PT_F3,
|
|
PT_F4,
|
|
PT_F5,
|
|
PT_F6,
|
|
PT_F7,
|
|
PT_F8,
|
|
PT_F9,
|
|
PT_F10,
|
|
PT_F11,
|
|
PT_F12,
|
|
PT_F13,
|
|
PT_F14,
|
|
PT_F15,
|
|
PT_F16,
|
|
PT_F17,
|
|
PT_F18,
|
|
PT_F19,
|
|
PT_F20,
|
|
PT_F21,
|
|
PT_F22,
|
|
PT_F23,
|
|
PT_F24,
|
|
PT_F25,
|
|
PT_F26,
|
|
PT_F27,
|
|
PT_F28,
|
|
PT_F29,
|
|
PT_F30,
|
|
PT_F31,
|
|
PT_F32,
|
|
PT_F33,
|
|
PT_F34,
|
|
PT_F35,
|
|
PT_F36,
|
|
PT_F37,
|
|
PT_F38,
|
|
PT_F39,
|
|
PT_F40,
|
|
PT_F41,
|
|
PT_F42,
|
|
PT_F43,
|
|
PT_F44,
|
|
PT_F45,
|
|
PT_F46,
|
|
PT_F47,
|
|
PT_F48,
|
|
PT_F49,
|
|
PT_F50,
|
|
PT_F51,
|
|
PT_F52,
|
|
PT_F53,
|
|
PT_F54,
|
|
PT_F55,
|
|
PT_F56,
|
|
PT_F57,
|
|
PT_F58,
|
|
PT_F59,
|
|
PT_F60,
|
|
PT_F61,
|
|
PT_F62,
|
|
PT_F63,
|
|
PT_F64,
|
|
PT_F65,
|
|
PT_F66,
|
|
PT_F67,
|
|
PT_F68,
|
|
PT_F69,
|
|
PT_F70,
|
|
PT_F71,
|
|
PT_F72,
|
|
PT_F73,
|
|
PT_F74,
|
|
PT_F75,
|
|
PT_F76,
|
|
PT_F77,
|
|
PT_F78,
|
|
PT_F79,
|
|
PT_F80,
|
|
PT_F81,
|
|
PT_F82,
|
|
PT_F83,
|
|
PT_F84,
|
|
PT_F85,
|
|
PT_F86,
|
|
PT_F87,
|
|
PT_F88,
|
|
PT_F89,
|
|
PT_F90,
|
|
PT_F91,
|
|
PT_F92,
|
|
PT_F93,
|
|
PT_F94,
|
|
PT_F95,
|
|
PT_F96,
|
|
PT_F97,
|
|
PT_F98,
|
|
PT_F99,
|
|
PT_F100,
|
|
PT_F101,
|
|
PT_F102,
|
|
PT_F103,
|
|
PT_F104,
|
|
PT_F105,
|
|
PT_F106,
|
|
PT_F107,
|
|
PT_F108,
|
|
PT_F109,
|
|
PT_F110,
|
|
PT_F111,
|
|
PT_F112,
|
|
PT_F113,
|
|
PT_F114,
|
|
PT_F115,
|
|
PT_F116,
|
|
PT_F117,
|
|
PT_F118,
|
|
PT_F119,
|
|
PT_F120,
|
|
PT_F121,
|
|
PT_F122,
|
|
PT_F123,
|
|
PT_F124,
|
|
PT_F125,
|
|
PT_F126,
|
|
PT_F127,
|
|
/* Predicate registers - we don't fetch these individually. */
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
/* branch registers */
|
|
PT_B0,
|
|
PT_B1,
|
|
PT_B2,
|
|
PT_B3,
|
|
PT_B4,
|
|
PT_B5,
|
|
PT_B6,
|
|
PT_B7,
|
|
/* Virtual frame pointer and virtual return address pointer. */
|
|
-1, -1,
|
|
/* other registers */
|
|
PT_PR,
|
|
PT_CR_IIP, /* ip */
|
|
PT_CR_IPSR, /* psr */
|
|
PT_CFM, /* cfm */
|
|
/* kernel registers not visible via ptrace interface (?) */
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
/* hole */
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
PT_AR_RSC,
|
|
PT_AR_BSP,
|
|
PT_AR_BSPSTORE,
|
|
PT_AR_RNAT,
|
|
-1,
|
|
-1, /* Not available: FCR, IA32 floating control register. */
|
|
-1, -1,
|
|
-1, /* Not available: EFLAG */
|
|
-1, /* Not available: CSD */
|
|
-1, /* Not available: SSD */
|
|
-1, /* Not available: CFLG */
|
|
-1, /* Not available: FSR */
|
|
-1, /* Not available: FIR */
|
|
-1, /* Not available: FDR */
|
|
-1,
|
|
PT_AR_CCV,
|
|
-1, -1, -1,
|
|
PT_AR_UNAT,
|
|
-1, -1, -1,
|
|
PT_AR_FPSR,
|
|
-1, -1, -1,
|
|
-1, /* Not available: ITC */
|
|
-1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1, -1,
|
|
PT_AR_PFS,
|
|
PT_AR_LC,
|
|
PT_AR_EC,
|
|
-1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1,
|
|
/* nat bits - not fetched directly; instead we obtain these bits from
|
|
either rnat or unat or from memory. */
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
-1, -1, -1, -1, -1, -1, -1, -1,
|
|
};
|
|
|
|
static CORE_ADDR
|
|
ia64_register_addr (struct gdbarch *gdbarch, int regno)
|
|
{
|
|
CORE_ADDR addr;
|
|
|
|
if (regno < 0 || regno >= gdbarch_num_regs (gdbarch))
|
|
error (_("Invalid register number %d."), regno);
|
|
|
|
if (u_offsets[regno] == -1)
|
|
addr = 0;
|
|
else
|
|
addr = (CORE_ADDR) u_offsets[regno];
|
|
|
|
return addr;
|
|
}
|
|
|
|
static int
|
|
ia64_cannot_fetch_register (struct gdbarch *gdbarch, int regno)
|
|
{
|
|
return regno < 0
|
|
|| regno >= gdbarch_num_regs (gdbarch)
|
|
|| u_offsets[regno] == -1;
|
|
}
|
|
|
|
static int
|
|
ia64_cannot_store_register (struct gdbarch *gdbarch, int regno)
|
|
{
|
|
/* Rationale behind not permitting stores to bspstore...
|
|
|
|
The IA-64 architecture provides bspstore and bsp which refer
|
|
memory locations in the RSE's backing store. bspstore is the
|
|
next location which will be written when the RSE needs to write
|
|
to memory. bsp is the address at which r32 in the current frame
|
|
would be found if it were written to the backing store.
|
|
|
|
The IA-64 architecture provides read-only access to bsp and
|
|
read/write access to bspstore (but only when the RSE is in
|
|
the enforced lazy mode). It should be noted that stores
|
|
to bspstore also affect the value of bsp. Changing bspstore
|
|
does not affect the number of dirty entries between bspstore
|
|
and bsp, so changing bspstore by N words will also cause bsp
|
|
to be changed by (roughly) N as well. (It could be N-1 or N+1
|
|
depending upon where the NaT collection bits fall.)
|
|
|
|
OTOH, the Linux kernel provides read/write access to bsp (and
|
|
currently read/write access to bspstore as well). But it
|
|
is definitely the case that if you change one, the other
|
|
will change at the same time. It is more useful to gdb to
|
|
be able to change bsp. So in order to prevent strange and
|
|
undesirable things from happening when a dummy stack frame
|
|
is popped (after calling an inferior function), we allow
|
|
bspstore to be read, but not written. (Note that popping
|
|
a (generic) dummy stack frame causes all registers that
|
|
were previously read from the inferior process to be written
|
|
back.) */
|
|
|
|
return regno < 0
|
|
|| regno >= gdbarch_num_regs (gdbarch)
|
|
|| u_offsets[regno] == -1
|
|
|| regno == IA64_BSPSTORE_REGNUM;
|
|
}
|
|
|
|
void
|
|
supply_gregset (struct regcache *regcache, const gregset_t *gregsetp)
|
|
{
|
|
int regi;
|
|
const greg_t *regp = (const greg_t *) gregsetp;
|
|
|
|
for (regi = IA64_GR0_REGNUM; regi <= IA64_GR31_REGNUM; regi++)
|
|
{
|
|
regcache_raw_supply (regcache, regi, regp + (regi - IA64_GR0_REGNUM));
|
|
}
|
|
|
|
/* FIXME: NAT collection bits are at index 32; gotta deal with these
|
|
somehow... */
|
|
|
|
regcache_raw_supply (regcache, IA64_PR_REGNUM, regp + 33);
|
|
|
|
for (regi = IA64_BR0_REGNUM; regi <= IA64_BR7_REGNUM; regi++)
|
|
{
|
|
regcache_raw_supply (regcache, regi,
|
|
regp + 34 + (regi - IA64_BR0_REGNUM));
|
|
}
|
|
|
|
regcache_raw_supply (regcache, IA64_IP_REGNUM, regp + 42);
|
|
regcache_raw_supply (regcache, IA64_CFM_REGNUM, regp + 43);
|
|
regcache_raw_supply (regcache, IA64_PSR_REGNUM, regp + 44);
|
|
regcache_raw_supply (regcache, IA64_RSC_REGNUM, regp + 45);
|
|
regcache_raw_supply (regcache, IA64_BSP_REGNUM, regp + 46);
|
|
regcache_raw_supply (regcache, IA64_BSPSTORE_REGNUM, regp + 47);
|
|
regcache_raw_supply (regcache, IA64_RNAT_REGNUM, regp + 48);
|
|
regcache_raw_supply (regcache, IA64_CCV_REGNUM, regp + 49);
|
|
regcache_raw_supply (regcache, IA64_UNAT_REGNUM, regp + 50);
|
|
regcache_raw_supply (regcache, IA64_FPSR_REGNUM, regp + 51);
|
|
regcache_raw_supply (regcache, IA64_PFS_REGNUM, regp + 52);
|
|
regcache_raw_supply (regcache, IA64_LC_REGNUM, regp + 53);
|
|
regcache_raw_supply (regcache, IA64_EC_REGNUM, regp + 54);
|
|
}
|
|
|
|
void
|
|
fill_gregset (const struct regcache *regcache, gregset_t *gregsetp, int regno)
|
|
{
|
|
int regi;
|
|
greg_t *regp = (greg_t *) gregsetp;
|
|
|
|
#define COPY_REG(_idx_,_regi_) \
|
|
if ((regno == -1) || regno == _regi_) \
|
|
regcache_raw_collect (regcache, _regi_, regp + _idx_)
|
|
|
|
for (regi = IA64_GR0_REGNUM; regi <= IA64_GR31_REGNUM; regi++)
|
|
{
|
|
COPY_REG (regi - IA64_GR0_REGNUM, regi);
|
|
}
|
|
|
|
/* FIXME: NAT collection bits at index 32? */
|
|
|
|
COPY_REG (33, IA64_PR_REGNUM);
|
|
|
|
for (regi = IA64_BR0_REGNUM; regi <= IA64_BR7_REGNUM; regi++)
|
|
{
|
|
COPY_REG (34 + (regi - IA64_BR0_REGNUM), regi);
|
|
}
|
|
|
|
COPY_REG (42, IA64_IP_REGNUM);
|
|
COPY_REG (43, IA64_CFM_REGNUM);
|
|
COPY_REG (44, IA64_PSR_REGNUM);
|
|
COPY_REG (45, IA64_RSC_REGNUM);
|
|
COPY_REG (46, IA64_BSP_REGNUM);
|
|
COPY_REG (47, IA64_BSPSTORE_REGNUM);
|
|
COPY_REG (48, IA64_RNAT_REGNUM);
|
|
COPY_REG (49, IA64_CCV_REGNUM);
|
|
COPY_REG (50, IA64_UNAT_REGNUM);
|
|
COPY_REG (51, IA64_FPSR_REGNUM);
|
|
COPY_REG (52, IA64_PFS_REGNUM);
|
|
COPY_REG (53, IA64_LC_REGNUM);
|
|
COPY_REG (54, IA64_EC_REGNUM);
|
|
}
|
|
|
|
/* Given a pointer to a floating point register set in /proc format
|
|
(fpregset_t *), unpack the register contents and supply them as gdb's
|
|
idea of the current floating point register values. */
|
|
|
|
void
|
|
supply_fpregset (struct regcache *regcache, const fpregset_t *fpregsetp)
|
|
{
|
|
int regi;
|
|
const char *from;
|
|
const gdb_byte f_zero[16] = { 0 };
|
|
const gdb_byte f_one[16] =
|
|
{ 0, 0, 0, 0, 0, 0, 0, 0x80, 0xff, 0xff, 0, 0, 0, 0, 0, 0 };
|
|
|
|
/* Kernel generated cores have fr1==0 instead of 1.0. Older GDBs
|
|
did the same. So ignore whatever might be recorded in fpregset_t
|
|
for fr0/fr1 and always supply their expected values. */
|
|
|
|
/* fr0 is always read as zero. */
|
|
regcache_raw_supply (regcache, IA64_FR0_REGNUM, f_zero);
|
|
/* fr1 is always read as one (1.0). */
|
|
regcache_raw_supply (regcache, IA64_FR1_REGNUM, f_one);
|
|
|
|
for (regi = IA64_FR2_REGNUM; regi <= IA64_FR127_REGNUM; regi++)
|
|
{
|
|
from = (const char *) &((*fpregsetp)[regi - IA64_FR0_REGNUM]);
|
|
regcache_raw_supply (regcache, regi, from);
|
|
}
|
|
}
|
|
|
|
/* Given a pointer to a floating point register set in /proc format
|
|
(fpregset_t *), update the register specified by REGNO from gdb's idea
|
|
of the current floating point register set. If REGNO is -1, update
|
|
them all. */
|
|
|
|
void
|
|
fill_fpregset (const struct regcache *regcache,
|
|
fpregset_t *fpregsetp, int regno)
|
|
{
|
|
int regi;
|
|
|
|
for (regi = IA64_FR0_REGNUM; regi <= IA64_FR127_REGNUM; regi++)
|
|
{
|
|
if ((regno == -1) || (regno == regi))
|
|
regcache_raw_collect (regcache, regi,
|
|
&((*fpregsetp)[regi - IA64_FR0_REGNUM]));
|
|
}
|
|
}
|
|
|
|
#define IA64_PSR_DB (1UL << 24)
|
|
#define IA64_PSR_DD (1UL << 39)
|
|
|
|
static void
|
|
enable_watchpoints_in_psr (ptid_t ptid)
|
|
{
|
|
struct regcache *regcache = get_thread_regcache (ptid);
|
|
ULONGEST psr;
|
|
|
|
regcache_cooked_read_unsigned (regcache, IA64_PSR_REGNUM, &psr);
|
|
if (!(psr & IA64_PSR_DB))
|
|
{
|
|
psr |= IA64_PSR_DB; /* Set the db bit - this enables hardware
|
|
watchpoints and breakpoints. */
|
|
regcache_cooked_write_unsigned (regcache, IA64_PSR_REGNUM, psr);
|
|
}
|
|
}
|
|
|
|
static long debug_registers[8];
|
|
|
|
static void
|
|
store_debug_register (ptid_t ptid, int idx, long val)
|
|
{
|
|
int tid;
|
|
|
|
tid = ptid_get_lwp (ptid);
|
|
if (tid == 0)
|
|
tid = ptid_get_pid (ptid);
|
|
|
|
(void) ptrace (PT_WRITE_U, tid, (PTRACE_TYPE_ARG3) (PT_DBR + 8 * idx), val);
|
|
}
|
|
|
|
static void
|
|
store_debug_register_pair (ptid_t ptid, int idx, long *dbr_addr,
|
|
long *dbr_mask)
|
|
{
|
|
if (dbr_addr)
|
|
store_debug_register (ptid, 2 * idx, *dbr_addr);
|
|
if (dbr_mask)
|
|
store_debug_register (ptid, 2 * idx + 1, *dbr_mask);
|
|
}
|
|
|
|
static int
|
|
is_power_of_2 (int val)
|
|
{
|
|
int i, onecount;
|
|
|
|
onecount = 0;
|
|
for (i = 0; i < 8 * sizeof (val); i++)
|
|
if (val & (1 << i))
|
|
onecount++;
|
|
|
|
return onecount <= 1;
|
|
}
|
|
|
|
int
|
|
ia64_linux_nat_target::insert_watchpoint (CORE_ADDR addr, int len,
|
|
enum target_hw_bp_type type,
|
|
struct expression *cond)
|
|
{
|
|
struct lwp_info *lp;
|
|
int idx;
|
|
long dbr_addr, dbr_mask;
|
|
int max_watchpoints = 4;
|
|
|
|
if (len <= 0 || !is_power_of_2 (len))
|
|
return -1;
|
|
|
|
for (idx = 0; idx < max_watchpoints; idx++)
|
|
{
|
|
dbr_mask = debug_registers[idx * 2 + 1];
|
|
if ((dbr_mask & (0x3UL << 62)) == 0)
|
|
{
|
|
/* Exit loop if both r and w bits clear. */
|
|
break;
|
|
}
|
|
}
|
|
|
|
if (idx == max_watchpoints)
|
|
return -1;
|
|
|
|
dbr_addr = (long) addr;
|
|
dbr_mask = (~(len - 1) & 0x00ffffffffffffffL); /* construct mask to match */
|
|
dbr_mask |= 0x0800000000000000L; /* Only match privilege level 3 */
|
|
switch (type)
|
|
{
|
|
case hw_write:
|
|
dbr_mask |= (1L << 62); /* Set w bit */
|
|
break;
|
|
case hw_read:
|
|
dbr_mask |= (1L << 63); /* Set r bit */
|
|
break;
|
|
case hw_access:
|
|
dbr_mask |= (3L << 62); /* Set both r and w bits */
|
|
break;
|
|
default:
|
|
return -1;
|
|
}
|
|
|
|
debug_registers[2 * idx] = dbr_addr;
|
|
debug_registers[2 * idx + 1] = dbr_mask;
|
|
ALL_LWPS (lp)
|
|
{
|
|
store_debug_register_pair (lp->ptid, idx, &dbr_addr, &dbr_mask);
|
|
enable_watchpoints_in_psr (lp->ptid);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
int
|
|
ia64_linux_nat_target::remove_watchpoint (CORE_ADDR addr, int len,
|
|
enum target_hw_bp_type type,
|
|
struct expression *cond)
|
|
{
|
|
int idx;
|
|
long dbr_addr, dbr_mask;
|
|
int max_watchpoints = 4;
|
|
|
|
if (len <= 0 || !is_power_of_2 (len))
|
|
return -1;
|
|
|
|
for (idx = 0; idx < max_watchpoints; idx++)
|
|
{
|
|
dbr_addr = debug_registers[2 * idx];
|
|
dbr_mask = debug_registers[2 * idx + 1];
|
|
if ((dbr_mask & (0x3UL << 62)) && addr == (CORE_ADDR) dbr_addr)
|
|
{
|
|
struct lwp_info *lp;
|
|
|
|
debug_registers[2 * idx] = 0;
|
|
debug_registers[2 * idx + 1] = 0;
|
|
dbr_addr = 0;
|
|
dbr_mask = 0;
|
|
|
|
ALL_LWPS (lp)
|
|
store_debug_register_pair (lp->ptid, idx, &dbr_addr, &dbr_mask);
|
|
|
|
return 0;
|
|
}
|
|
}
|
|
return -1;
|
|
}
|
|
|
|
static void
|
|
ia64_linux_new_thread (struct lwp_info *lp)
|
|
{
|
|
int i, any;
|
|
|
|
any = 0;
|
|
for (i = 0; i < 8; i++)
|
|
{
|
|
if (debug_registers[i] != 0)
|
|
any = 1;
|
|
store_debug_register (lp->ptid, i, debug_registers[i]);
|
|
}
|
|
|
|
if (any)
|
|
enable_watchpoints_in_psr (lp->ptid);
|
|
}
|
|
|
|
bool
|
|
ia64_linux_nat_target::stopped_data_address (CORE_ADDR *addr_p)
|
|
{
|
|
CORE_ADDR psr;
|
|
siginfo_t siginfo;
|
|
struct regcache *regcache = get_current_regcache ();
|
|
|
|
if (!linux_nat_get_siginfo (inferior_ptid, &siginfo))
|
|
return false;
|
|
|
|
if (siginfo.si_signo != SIGTRAP
|
|
|| (siginfo.si_code & 0xffff) != 0x0004 /* TRAP_HWBKPT */)
|
|
return false;
|
|
|
|
regcache_cooked_read_unsigned (regcache, IA64_PSR_REGNUM, &psr);
|
|
psr |= IA64_PSR_DD; /* Set the dd bit - this will disable the watchpoint
|
|
for the next instruction. */
|
|
regcache_cooked_write_unsigned (regcache, IA64_PSR_REGNUM, psr);
|
|
|
|
*addr_p = (CORE_ADDR) siginfo.si_addr;
|
|
return true;
|
|
}
|
|
|
|
bool
|
|
ia64_linux_nat_target::stopped_by_watchpoint ()
|
|
{
|
|
CORE_ADDR addr;
|
|
return stopped_data_address (&addr);
|
|
}
|
|
|
|
static int
|
|
ia64_linux_can_use_hw_breakpoint (struct target_ops *self,
|
|
enum bptype type,
|
|
int cnt, int othertype)
|
|
{
|
|
return 1;
|
|
}
|
|
|
|
|
|
/* Fetch register REGNUM from the inferior. */
|
|
|
|
static void
|
|
ia64_linux_fetch_register (struct regcache *regcache, int regnum)
|
|
{
|
|
struct gdbarch *gdbarch = regcache->arch ();
|
|
CORE_ADDR addr;
|
|
size_t size;
|
|
PTRACE_TYPE_RET *buf;
|
|
pid_t pid;
|
|
int i;
|
|
|
|
/* r0 cannot be fetched but is always zero. */
|
|
if (regnum == IA64_GR0_REGNUM)
|
|
{
|
|
const gdb_byte zero[8] = { 0 };
|
|
|
|
gdb_assert (sizeof (zero) == register_size (gdbarch, regnum));
|
|
regcache_raw_supply (regcache, regnum, zero);
|
|
return;
|
|
}
|
|
|
|
/* fr0 cannot be fetched but is always zero. */
|
|
if (regnum == IA64_FR0_REGNUM)
|
|
{
|
|
const gdb_byte f_zero[16] = { 0 };
|
|
|
|
gdb_assert (sizeof (f_zero) == register_size (gdbarch, regnum));
|
|
regcache_raw_supply (regcache, regnum, f_zero);
|
|
return;
|
|
}
|
|
|
|
/* fr1 cannot be fetched but is always one (1.0). */
|
|
if (regnum == IA64_FR1_REGNUM)
|
|
{
|
|
const gdb_byte f_one[16] =
|
|
{ 0, 0, 0, 0, 0, 0, 0, 0x80, 0xff, 0xff, 0, 0, 0, 0, 0, 0 };
|
|
|
|
gdb_assert (sizeof (f_one) == register_size (gdbarch, regnum));
|
|
regcache_raw_supply (regcache, regnum, f_one);
|
|
return;
|
|
}
|
|
|
|
if (ia64_cannot_fetch_register (gdbarch, regnum))
|
|
{
|
|
regcache_raw_supply (regcache, regnum, NULL);
|
|
return;
|
|
}
|
|
|
|
pid = get_ptrace_pid (regcache_get_ptid (regcache));
|
|
|
|
/* This isn't really an address, but ptrace thinks of it as one. */
|
|
addr = ia64_register_addr (gdbarch, regnum);
|
|
size = register_size (gdbarch, regnum);
|
|
|
|
gdb_assert ((size % sizeof (PTRACE_TYPE_RET)) == 0);
|
|
buf = (PTRACE_TYPE_RET *) alloca (size);
|
|
|
|
/* Read the register contents from the inferior a chunk at a time. */
|
|
for (i = 0; i < size / sizeof (PTRACE_TYPE_RET); i++)
|
|
{
|
|
errno = 0;
|
|
buf[i] = ptrace (PT_READ_U, pid, (PTRACE_TYPE_ARG3)addr, 0);
|
|
if (errno != 0)
|
|
error (_("Couldn't read register %s (#%d): %s."),
|
|
gdbarch_register_name (gdbarch, regnum),
|
|
regnum, safe_strerror (errno));
|
|
|
|
addr += sizeof (PTRACE_TYPE_RET);
|
|
}
|
|
regcache_raw_supply (regcache, regnum, buf);
|
|
}
|
|
|
|
/* Fetch register REGNUM from the inferior. If REGNUM is -1, do this
|
|
for all registers. */
|
|
|
|
void
|
|
ia64_linux_nat_target::fetch_registers (struct regcache *regcache, int regnum)
|
|
{
|
|
if (regnum == -1)
|
|
for (regnum = 0;
|
|
regnum < gdbarch_num_regs (regcache->arch ());
|
|
regnum++)
|
|
ia64_linux_fetch_register (regcache, regnum);
|
|
else
|
|
ia64_linux_fetch_register (regcache, regnum);
|
|
}
|
|
|
|
/* Store register REGNUM into the inferior. */
|
|
|
|
static void
|
|
ia64_linux_store_register (const struct regcache *regcache, int regnum)
|
|
{
|
|
struct gdbarch *gdbarch = regcache->arch ();
|
|
CORE_ADDR addr;
|
|
size_t size;
|
|
PTRACE_TYPE_RET *buf;
|
|
pid_t pid;
|
|
int i;
|
|
|
|
if (ia64_cannot_store_register (gdbarch, regnum))
|
|
return;
|
|
|
|
pid = get_ptrace_pid (regcache_get_ptid (regcache));
|
|
|
|
/* This isn't really an address, but ptrace thinks of it as one. */
|
|
addr = ia64_register_addr (gdbarch, regnum);
|
|
size = register_size (gdbarch, regnum);
|
|
|
|
gdb_assert ((size % sizeof (PTRACE_TYPE_RET)) == 0);
|
|
buf = (PTRACE_TYPE_RET *) alloca (size);
|
|
|
|
/* Write the register contents into the inferior a chunk at a time. */
|
|
regcache_raw_collect (regcache, regnum, buf);
|
|
for (i = 0; i < size / sizeof (PTRACE_TYPE_RET); i++)
|
|
{
|
|
errno = 0;
|
|
ptrace (PT_WRITE_U, pid, (PTRACE_TYPE_ARG3)addr, buf[i]);
|
|
if (errno != 0)
|
|
error (_("Couldn't write register %s (#%d): %s."),
|
|
gdbarch_register_name (gdbarch, regnum),
|
|
regnum, safe_strerror (errno));
|
|
|
|
addr += sizeof (PTRACE_TYPE_RET);
|
|
}
|
|
}
|
|
|
|
/* Store register REGNUM back into the inferior. If REGNUM is -1, do
|
|
this for all registers. */
|
|
|
|
void
|
|
ia64_linux_nat_target::store_registers (struct regcache *regcache, int regnum)
|
|
{
|
|
if (regnum == -1)
|
|
for (regnum = 0;
|
|
regnum < gdbarch_num_regs (regcache->arch ());
|
|
regnum++)
|
|
ia64_linux_store_register (regcache, regnum);
|
|
else
|
|
ia64_linux_store_register (regcache, regnum);
|
|
}
|
|
|
|
/* Implement the xfer_partial target_ops method. */
|
|
|
|
enum target_xfer_status
|
|
ia64_linux_nat_target::xfer_partial (enum target_object object,
|
|
const char *annex,
|
|
gdb_byte *readbuf, const gdb_byte *writebuf,
|
|
ULONGEST offset, ULONGEST len,
|
|
ULONGEST *xfered_len)
|
|
{
|
|
if (object == TARGET_OBJECT_UNWIND_TABLE && readbuf != NULL)
|
|
{
|
|
static long gate_table_size;
|
|
gdb_byte *tmp_buf;
|
|
long res;
|
|
|
|
/* Probe for the table size once. */
|
|
if (gate_table_size == 0)
|
|
gate_table_size = syscall (__NR_getunwind, NULL, 0);
|
|
if (gate_table_size < 0)
|
|
return TARGET_XFER_E_IO;
|
|
|
|
if (offset >= gate_table_size)
|
|
return TARGET_XFER_EOF;
|
|
|
|
tmp_buf = (gdb_byte *) alloca (gate_table_size);
|
|
res = syscall (__NR_getunwind, tmp_buf, gate_table_size);
|
|
if (res < 0)
|
|
return TARGET_XFER_E_IO;
|
|
gdb_assert (res == gate_table_size);
|
|
|
|
if (offset + len > gate_table_size)
|
|
len = gate_table_size - offset;
|
|
|
|
memcpy (readbuf, tmp_buf + offset, len);
|
|
*xfered_len = len;
|
|
return TARGET_XFER_OK;
|
|
}
|
|
|
|
return linux_nat_target::xfer_partial (object, annex, readbuf, writebuf,
|
|
offset, len, xfered_len);
|
|
}
|
|
|
|
/* For break.b instruction ia64 CPU forgets the immediate value and generates
|
|
SIGILL with ILL_ILLOPC instead of more common SIGTRAP with TRAP_BRKPT.
|
|
ia64 does not use gdbarch_decr_pc_after_break so we do not have to make any
|
|
difference for the signals here. */
|
|
|
|
bool
|
|
ia64_linux_nat_target::low_status_is_event (int status)
|
|
{
|
|
return WIFSTOPPED (status) && (WSTOPSIG (status) == SIGTRAP
|
|
|| WSTOPSIG (status) == SIGILL);
|
|
}
|
|
|
|
void
|
|
_initialize_ia64_linux_nat (void)
|
|
{
|
|
/* Register the target. */
|
|
linux_target = &the_ia64_linux_nat_target;
|
|
add_inf_child_target (&the_ia64_linux_nat_target);
|
|
}
|