sim: rx: add missing break to memory write

It doesn't seem like we want to keep executing the next block of code
after processing the request.
This commit is contained in:
Mike Frysinger 2023-12-21 01:36:40 -05:00
parent 4935610a57
commit c31d7253d2

View File

@ -324,6 +324,7 @@ mem_put_byte (unsigned int address, unsigned char value)
halt_pipeline_stats ();
else
reset_pipeline_stats ();
break;
}
#endif