mirror/binutils-gdb
2
0
Fork 0
mirror of https://sourceware.org/git/binutils-gdb.git synced 2025-01-18 12:24:38 +08:00
Code Issues Packages Projects Releases Wiki Activity

2002-02-27 Chris Demetriou <cgd@broadcom.com>

Browse Source 
* mips.igen (PREFX): Tweak instruction opcode fields (i.e.,
        add a comma) so that it more closely match the MIPS ISA
        documentation opcode partitioning.
        (PREF): Put useful names on opcode fields, and include
        instruction-printing string.
This commit is contained in:
Chris Demetriou 2002-02-28 07:01:14 +00:00
parent 3422b41a74
commit af5107af97
2 changed files with 11 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
sim/mips/ChangeLog
View File

@ -1,3 +1,11 @@
2002-02-27 Chris Demetriou <cgd@broadcom.com>
* mips.igen (PREFX): Tweak instruction opcode fields (i.e.,
add a comma) so that it more closely match the MIPS ISA
documentation opcode partitioning.
(PREF): Put useful names on opcode fields, and include
instruction-printing string.
2002-02-27 Chris Demetriou <cgd@broadcom.com>
* mips.igen (check_u64): New function which in the future will

5
sim/mips/mips.igen
View File

@ -2083,7 +2083,8 @@
}
110011,5.RS,nnnnn,16.OFFSET:NORMAL:32::PREF
110011,5.BASE,5.HINT,16.OFFSET:NORMAL:32::PREF
"pref <HINT>, <OFFSET>(r<BASE>)"
*mipsIV:
*mipsV:
*vr5000:
@ -3974,7 +3975,7 @@
}
010011,5.BASE,5.INDEX,5.HINT,00000001111:COP1X:32::PREFX
010011,5.BASE,5.INDEX,5.HINT,00000,001111:COP1X:32::PREFX
"prefx <HINT>, r<INDEX>(r<BASE>)"
*mipsIV:
*mipsV: