mirror/binutils-gdb
2
0
Fork 0
mirror of https://sourceware.org/git/binutils-gdb.git synced 2025-02-23 13:21:43 +08:00
Code Issues Packages Projects Releases Wiki Activity

Fix tests to eliminated unexpected failures

Browse Source
This commit is contained in:
Nick Clifton 2003-12-22 09:01:48 +00:00
parent 46797b779b
commit ad50f575f3
5 changed files with 22 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
gas/testsuite/ChangeLog
View File

@ -1,3 +1,11 @@
2003-12-22 Nick Clifton <nickc@redhat.com>
* gas/sh/err-sh4a-fp.s: Fix spelling of opcode fssra.
* gas/sh/err-sh4a-fp.d: Likewise.
* gas/sh/sh4a-fp.s: Likewise.
* gas/sh/sh4al-dsp.d: Fix expected opcode values for a couple of
instructions.
2003-12-22 Nick Clifton <nickc@redhat.com>
* gas/arm/archv6.d (as): Use -march=armv6j.

8
gas/testsuite/gas/sh/err-sh4a-fp.s
View File

@ -5,10 +5,10 @@
fpchg fpul ! { dg-error "excess operands" }
fsrra fr1, fr2 ! { dg-error "excess operands" }
fsrra ! { dg-error "invalid operands|missing operand" }
fsrra fpul ! { dg-error "invalid operands" }
fsrra dr0, dr2 ! { dg-error "invalid operands" }
fssra fr1, fr2 ! { dg-error "excess operands" }
fssra ! { dg-error "invalid operands|missing operand" }
fssra fpul ! { dg-error "invalid operands" }
fssra dr0, dr2 ! { dg-error "invalid operands" }
fsca dr0, fpul ! { dg-error "invalid operands" }
fsca fpul, fr0 ! { dg-error "invalid operands" }

6
gas/testsuite/gas/sh/sh4a-fp.d
View File

@ -8,8 +8,8 @@ start address 0x00000000
Disassembly of section \.text:
0x00000000 f7 fd fpchg
0x00000002 f1 7d fsrra fr1
0x00000004 f9 7d fsrra fr9
0x00000006 f6 7d fsrra fr6
0x00000002 f1 7d fssra fr1
0x00000004 f9 7d fssra fr9
0x00000006 f6 7d fssra fr6
0x00000008 f2 fd fsca fpul,dr2
0x0000000a fc fd fsca fpul,dr12

6
gas/testsuite/gas/sh/sh4a-fp.s
View File

@ -3,9 +3,9 @@
fpchg
fsrra fr1
fsrra fr9
fsrra fr6
fssra fr1
fssra fr9
fssra fr6
fsca fpul, dr2
fsca fpul, dr12

8
gas/testsuite/gas/sh/sh4al-dsp.d
View File

@ -10,10 +10,10 @@ start address 0x00000000
Disassembly of section \.text:
0x00000000 43 34 ldrc r3
0x00000002 4c 34 ldrc r12
0x00000004 8c 0a ldrc #10
0x00000006 8c f3 ldrc #-13
0x00000008 00 c8 setdmx
0x0000000a 00 98 setdmy
0x00000004 8a 0a ldrc #10
0x00000006 8a f3 ldrc #-13
0x00000008 00 98 setdmx
0x0000000a 00 c8 setdmy
0x0000000c 00 88 clrdmxy
0x0000000e f1 16 movx\.w @r4,x0 movy\.w a0,@r7\+