mirror/binutils-gdb
2
0
Fork 0
mirror of https://sourceware.org/git/binutils-gdb.git synced 2024-12-09 04:21:49 +08:00
Code Issues Packages Projects Releases Wiki Activity

* Implement remaining bits in VPU_STAT, CMSAR0, CMSAR1, FBRST. Fix COP2 interface

Browse Source 
* to VI registers (CFC2/CTC2).
*
* Modified Files:
* 	ChangeLog.sky interp.c sim-main.c sky-pke.h sky-vu.c sky-vu.h
This commit is contained in:
Ian Carmichael 1998-06-16 16:02:04 +00:00
parent f14defcc75
commit 8ea23ea4bb
2 changed files with 3 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
sim/mips/interp.c
View File

@ -3440,14 +3440,7 @@ decode_coproc (SIM_DESC sd,
}
else /* CFC2 */
{
unsigned_4 data;
/* enum + int calculation, argh! */
id = VU_REG_MST + 16 * id;
if (id >= VU_REG_CMSAR0)
read_vu_special_reg(&vu0_device, id, & data);
else
read_vu_misc_reg(&(vu0_device.regs), id, & data);
GPR[rt] = EXTEND32(T2H_4(data));
GPR[rt] = vu0_read_cop2_register(id);
}
}
else if((i_25_21 == 0x06 && i_10_1 == 0x000) || /* CTC2 */
@ -3483,13 +3476,7 @@ decode_coproc (SIM_DESC sd,
}
else /* CTC2 */
{
unsigned_4 data = H2T_4(GPR[rt]);
/* enum + int calculation, argh! */
id = VU_REG_VI + 16 * id;
if (id >= VU_REG_CMSAR0)
write_vu_special_reg(&vu0_device, id, & data);
else
write_vu_misc_reg(&(vu0_device.regs), id, & data);
vu0_write_cop2_register(id, GPR[rt]);
}
}
else if(i_10_0 == 0x3bf) /* VWAITQ */

2
sim/mips/sky-pke.h
View File

@ -53,7 +53,7 @@ typedef unsigned_4 quadword[4];
#define GPUIF_REG_STAT_APATH_B 10
/* COP2 STAT register */
#define COP2_REG_STAT_ADDR VPU_STAT
#define COP2_REG_STAT_ADDR VPU_STAT_ADDR
#define COP2_REG_STAT_VBS1_E 8
#define COP2_REG_STAT_VBS1_B 8
#define COP2_REG_STAT_VBS0_E 0