mirror/binutils-gdb
2
0
Fork 0
mirror of https://sourceware.org/git/binutils-gdb.git synced 2024-11-27 03:51:15 +08:00
Code Issues Packages Projects Releases Wiki Activity

* mips-opc.c (la): Create a version that just uses addiu directly.

Browse Source 
(dla): Expand to daddiu if possible.
This commit is contained in:
Gavin Romig-Koch 1999-11-15 15:34:17 +00:00
parent 92fa3950ea
commit 6e3708af13
2 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
opcodes/ChangeLog
View File

@ -1,3 +1,8 @@
1999-11-15 Gavin Romig-Koch <gavin@cygnus.com>
* mips-opc.c (la): Create a version that just uses addiu directly.
(dla): Expand to daddiu if possible.
1999-11-11 Nick Clifton <nickc@cygnus.com> 1999-11-11 Nick Clifton <nickc@cygnus.com>
* mips-opc.c: Add ssnop pattern. * mips-opc.c: Add ssnop pattern.

2
opcodes/mips-opc.c
View File

@ -337,6 +337,7 @@ const struct mips_opcode mips_builtin_opcodes[] = {
{"divu", "z,t", 0x0000001b, 0xffe0ffff, RD_s|RD_t|WR_HI|WR_LO, I1 }, {"divu", "z,t", 0x0000001b, 0xffe0ffff, RD_s|RD_t|WR_HI|WR_LO, I1 },
{"divu", "d,v,t", 0, (int) M_DIVU_3, INSN_MACRO, I1 }, {"divu", "d,v,t", 0, (int) M_DIVU_3, INSN_MACRO, I1 },
{"divu", "d,v,I", 0, (int) M_DIVU_3I, INSN_MACRO, I1 }, {"divu", "d,v,I", 0, (int) M_DIVU_3I, INSN_MACRO, I1 },
{"dla", "t,o(b)", 0x64000000, 0xfc000000, WR_t|RD_s, I3 }, /* daddiu */
{"dla", "t,A(b)", 0, (int) M_DLA_AB, INSN_MACRO, I3 }, {"dla", "t,A(b)", 0, (int) M_DLA_AB, INSN_MACRO, I3 },
{"dli", "t,j", 0x24000000, 0xffe00000, WR_t, I3 }, /* addiu */ {"dli", "t,j", 0x24000000, 0xffe00000, WR_t, I3 }, /* addiu */
{"dli", "t,i", 0x34000000, 0xffe00000, WR_t, I3 }, /* ori */ {"dli", "t,i", 0x34000000, 0xffe00000, WR_t, I3 }, /* ori */
@ -416,6 +417,7 @@ const struct mips_opcode mips_builtin_opcodes[] = {
/* jalx really should only be avaliable if mips16 is available, /* jalx really should only be avaliable if mips16 is available,
but for now make it I1. */ but for now make it I1. */
{"jalx", "a", 0x74000000, 0xfc000000, UBD|WR_31, I1 }, {"jalx", "a", 0x74000000, 0xfc000000, UBD|WR_31, I1 },
{"la", "t,o(b)", 0x24000000, 0xfc000000, WR_t|RD_s, I1 }, /* addiu */
{"la", "t,A(b)", 0, (int) M_LA_AB, INSN_MACRO, I1 }, {"la", "t,A(b)", 0, (int) M_LA_AB, INSN_MACRO, I1 },
{"lb", "t,o(b)", 0x80000000, 0xfc000000, LDD|RD_b|WR_t, I1 }, {"lb", "t,o(b)", 0x80000000, 0xfc000000, LDD|RD_b|WR_t, I1 },
{"lb", "t,A(b)", 0, (int) M_LB_AB, INSN_MACRO, I1 }, {"lb", "t,A(b)", 0, (int) M_LB_AB, INSN_MACRO, I1 },