mirror/binutils-gdb
2
0
Fork 0
mirror of https://sourceware.org/git/binutils-gdb.git synced 2025-01-24 12:35:55 +08:00
Code Issues Packages Projects Releases Wiki Activity

* Make-common.in (check): Run `make check' in testsuite dir.

Browse Source
This commit is contained in:
Doug Evans 1998-02-25 15:15:09 +00:00
parent 390ffa8935
commit 6cd37f1563
2 changed files with 22 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
sim/common/ChangeLog
View File

@ -1,3 +1,7 @@
Wed Feb 25 11:00:26 1998 Doug Evans <devans@canuck.cygnus.com>
* Make-common.in (check): Run `make check' in testsuite dir.
Wed Feb 25 14:40:24 1998 Andrew Cagney <cagney@b1.cygnus.com>
* sim-trace.c (trace_result0): New function.

38
sim/common/Make-common.in
View File

@ -237,14 +237,14 @@ targ-map.o: targ-map.c targ-vals.h
gentmap: Makefile $(srccom)/gentmap.c targ-vals.def
$(CC_FOR_BUILD) $(srccom)/gentmap.c -o gentmap $(BUILD_CFLAGS) $(NL_TARGET)
targ-vals.h: gentmap
rm -f targ-vals.h
./gentmap -h >targ-vals.h
targ-map.c: gentmap
rm -f targ-map.c
./gentmap -c >targ-map.c
targ-vals.h targ-map.c: stamp-tvals
stamp-tvals: gentmap
rm -f tmp-tvals.h tmp-tmap.c
./gentmap -h >tmp-tvals.h
$(srcroot)/move-if-change tmp-tvals.h targ-vals.h
./gentmap -c >tmp-tmap.c
$(srcroot)/move-if-change tmp-tmap.c targ-map.c
touch stamp-tvals
#
# Rules for building sim-* components. Triggered by listing the corresponding
@ -431,6 +431,7 @@ installdirs:
$(SHELL) $(srcdir)/../../mkinstalldirs $(bindir)
check:
cd ../testsuite && $(MAKE) check
info:
clean-info:
@ -447,7 +448,7 @@ TAGS: force
clean: $(SIM_EXTRA_CLEAN)
rm -f *.[oa] *~ core
rm -f run libsim.a
rm -f gentmap targ-map.c targ-vals.h
rm -f gentmap targ-map.c targ-vals.h stamp-tvals
if [ ! -f Make-common.in ] ; then \
rm -f $(BUILT_SRC_FROM_COMMON) ; \
fi
@ -482,23 +483,20 @@ stamp-h: config.in config.status
# CGEN support
SCHEME = @SCHEME@
SCHEME = guile-ss
SCHEME = guile
#SCHEMEFLAGS = -b
SCHEMEFLAGS = -s
srccgen = $(srcroot)/cgen
CGEN_VERBOSE = -v
CGEN_MAIN_SCM = $(srccgen)/object.scm \
$(srccgen)/utils.scm $(srccgen)/utils-cgen.scm \
$(srccgen)/mode.scm \
$(srccgen)/cpu.scm $(srccgen)/mach.scm \
CGEN_MAIN_SCM = $(srccgen)/object.scm $(srccgen)/utils.scm \
$(srccgen)/attr.scm $(srccgen)/enum.scm $(srccgen)/types.scm \
$(srccgen)/utils-cgen.scm $(srccgen)/cpu.scm \
$(srccgen)/mode.scm $(srccgen)/mach.scm \
$(srccgen)/model.scm $(srccgen)/hardware.scm \
$(srccgen)/ifield.scm $(srccgen)/iformat.scm \
$(srccgen)/operand.scm $(srccgen)/insn.scm \
$(srccgen)/sim.scm
CGEN_CPU_SCM = $(srccgen)/sim-cpu.scm $(srccgen)/sim-model.scm \
$(srccgen)/sem-ccode.scm
CGEN_DECODE_SCM = $(srccgen)/decode.scm
$(srccgen)/cdl-c.scm $(srccgen)/sim.scm
CGEN_CPU_SCM = $(srccgen)/sim-cpu.scm $(srccgen)/sim-model.scm
CGEN_DECODE_SCM = $(srccgen)/sim-decode.scm
# Various choices for which cpu specific files to generate.
CGEN_CPU_EXTR = -E tmp-ext.c1