mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-11-21 01:12:32 +08:00
Fix handling of v850e bit-twiddle instructions.
* simops.c (OP_E6077E0): And op1 with 7 after reading register, not before. (BIT_CHANGE_OP): Likewise.
This commit is contained in:
parent
28ee05e924
commit
30458d39d6
@ -1,3 +1,9 @@
|
||||
2002-09-27 Jim Wilson <wilson@redhat.com>
|
||||
|
||||
* simops.c (OP_E6077E0): And op1 with 7 after reading register, not
|
||||
before.
|
||||
(BIT_CHANGE_OP): Likewise.
|
||||
|
||||
2002-09-26 Jim Wilson <wilson@redhat.com>
|
||||
|
||||
* simops (OP_10007E0): Don't subtract 4 from PC.
|
||||
|
@ -1897,7 +1897,7 @@ OP_E607E0 (void)
|
||||
temp = load_mem (State.regs[ OP[0] ], 1);
|
||||
|
||||
PSW &= ~PSW_Z;
|
||||
if ((temp & (1 << State.regs[ OP[1] & 0x7 ])) == 0)
|
||||
if ((temp & (1 << (State.regs[ OP[1] ] & 0x7))) == 0)
|
||||
PSW |= PSW_Z;
|
||||
|
||||
trace_output (OP_BIT);
|
||||
@ -1924,7 +1924,7 @@ OP_22207E0 (void)
|
||||
\
|
||||
trace_input (name, OP_BIT_CHANGE, 0); \
|
||||
\
|
||||
bit = 1 << State.regs[ OP[1] & 0x7 ]; \
|
||||
bit = 1 << (State.regs[ OP[1] ] & 0x7); \
|
||||
temp = load_mem (State.regs[ OP[0] ], 1); \
|
||||
\
|
||||
PSW &= ~PSW_Z; \
|
||||
|
Loading…
Reference in New Issue
Block a user