mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-11-27 03:51:15 +08:00
Add a sparc simulator with the sparc bareboard target.
gdb/ChangeLog: * configure.tgt (sparc-*-*): Set gdb_sim to ../sim/erc32/libsim.a. (sparc-*-rtems*): Delete, now redundant with the sparc-*-* case.
This commit is contained in:
parent
6e1bb179c2
commit
0ac7be2557
@ -1,3 +1,8 @@
|
||||
2010-09-28 Joel Brobecker <brobecker@adacore.com>
|
||||
|
||||
* configure.tgt (sparc-*-*): Set gdb_sim to ../sim/erc32/libsim.a.
|
||||
(sparc-*-rtems*): Delete. Now redundant with sparc-*-*.
|
||||
|
||||
2010-09-28 Joel Brobecker <brobecker@adacore.com>
|
||||
|
||||
* NEWS: Announce Ravenscar Profile support.
|
||||
|
@ -514,15 +514,11 @@ sparc-*-solaris2* | sparcv9-*-solaris2* | sparc64-*-solaris2*)
|
||||
gdb_target_obs="sparc64-tdep.o sparc64-sol2-tdep.o sparc-tdep.o \
|
||||
sparc-sol2-tdep.o sol2-tdep.o solib.o solib-svr4.o"
|
||||
;;
|
||||
sparc-*-rtems*)
|
||||
# Target: SPARC embedded with simulator
|
||||
gdb_target_obs="sparc-tdep.o"
|
||||
gdb_sim=../sim/erc32/libsim.a
|
||||
;;
|
||||
sparc-*-*)
|
||||
# Target: SPARC
|
||||
gdb_target_obs="sparc-tdep.o ravenscar-thread.o \
|
||||
ravenscar-sparc-thread.o"
|
||||
gdb_sim=../sim/erc32/libsim.a
|
||||
;;
|
||||
sparc64-*-*)
|
||||
# Target: UltraSPARC
|
||||
|
Loading…
Reference in New Issue
Block a user