mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2024-12-27 04:52:05 +08:00
168 lines
3.2 KiB
Plaintext
168 lines
3.2 KiB
Plaintext
|
# Intel(r) Wireless MMX(tm) technology testcase for WSRA
|
||
|
|
# mach: xscale
|
||
|
|
# as: -mcpu=xscale+iwmmxt
|
||
|
|
|
||
|
|
.include "testutils.inc"
|
||
|
|
|
||
|
|
start
|
||
|
|
|
||
|
|
.global wsra
|
||
|
|
wsra:
|
||
|
|
# Enable access to CoProcessors 0 & 1 before
|
||
|
|
# we attempt these instructions.
|
||
|
|
|
||
|
|
mvi_h_gr r1, 3
|
||
|
|
mcr p15, 0, r1, cr15, cr1, 0
|
||
|
|
|
||
|
|
# Test Halfword Arithmetic Shift Right
|
||
|
|
|
||
|
|
mvi_h_gr r0, 0x12345678
|
||
|
|
mvi_h_gr r1, 0x9abcdef0
|
||
|
|
mvi_h_gr r2, 0x11111104
|
||
|
|
mvi_h_gr r3, 0x11111111
|
||
|
|
mvi_h_gr r4, 0
|
||
|
|
mvi_h_gr r5, 0
|
||
|
|
|
||
|
|
tmcrr wr0, r0, r1
|
||
|
|
tmcrr wr1, r2, r3
|
||
|
|
tmcrr wr2, r4, r5
|
||
|
|
|
||
|
|
wsrah wr2, wr0, wr1
|
||
|
|
|
||
|
|
tmrrc r0, r1, wr0
|
||
|
|
tmrrc r2, r3, wr1
|
||
|
|
tmrrc r4, r5, wr2
|
||
|
|
|
||
|
|
test_h_gr r0, 0x12345678
|
||
|
|
test_h_gr r1, 0x9abcdef0
|
||
|
|
test_h_gr r2, 0x11111104
|
||
|
|
test_h_gr r3, 0x11111111
|
||
|
|
test_h_gr r4, 0x01230567
|
||
|
|
test_h_gr r5, 0xf9abfdef
|
||
|
|
|
||
|
|
# Test Halfword Arithmetic Shift Right by CG register
|
||
|
|
|
||
|
|
mvi_h_gr r0, 0x12345678
|
||
|
|
mvi_h_gr r1, 0x9abcdef0
|
||
|
|
mvi_h_gr r2, 0x11111104
|
||
|
|
mvi_h_gr r3, 0
|
||
|
|
mvi_h_gr r4, 0
|
||
|
|
|
||
|
|
tmcrr wr0, r0, r1
|
||
|
|
tmcr wcgr1, r2
|
||
|
|
tmcrr wr1, r3, r4
|
||
|
|
|
||
|
|
wsrahg wr1, wr0, wcgr1
|
||
|
|
|
||
|
|
tmrrc r0, r1, wr0
|
||
|
|
tmrc r2, wcgr1
|
||
|
|
tmrrc r3, r4, wr1
|
||
|
|
|
||
|
|
test_h_gr r0, 0x12345678
|
||
|
|
test_h_gr r1, 0x9abcdef0
|
||
|
|
test_h_gr r2, 0x11111104
|
||
|
|
test_h_gr r3, 0x01230567
|
||
|
|
test_h_gr r4, 0xf9abfdef
|
||
|
|
|
||
|
|
# Test Word Arithmetic Shift Right
|
||
|
|
|
||
|
|
mvi_h_gr r0, 0x12345678
|
||
|
|
mvi_h_gr r1, 0x9abcdef0
|
||
|
|
mvi_h_gr r2, 0x11111104
|
||
|
|
mvi_h_gr r3, 0x11111111
|
||
|
|
mvi_h_gr r4, 0
|
||
|
|
mvi_h_gr r5, 0
|
||
|
|
|
||
|
|
tmcrr wr0, r0, r1
|
||
|
|
tmcrr wr1, r2, r3
|
||
|
|
tmcrr wr2, r4, r5
|
||
|
|
|
||
|
|
wsraw wr2, wr0, wr1
|
||
|
|
|
||
|
|
tmrrc r0, r1, wr0
|
||
|
|
tmrrc r2, r3, wr1
|
||
|
|
tmrrc r4, r5, wr2
|
||
|
|
|
||
|
|
test_h_gr r0, 0x12345678
|
||
|
|
test_h_gr r1, 0x9abcdef0
|
||
|
|
test_h_gr r2, 0x11111104
|
||
|
|
test_h_gr r3, 0x11111111
|
||
|
|
test_h_gr r4, 0x01234567
|
||
|
|
test_h_gr r5, 0xf9abcdef
|
||
|
|
|
||
|
|
# Test Word Arithmetic Shift Right by CG register
|
||
|
|
|
||
|
|
mvi_h_gr r0, 0x12345678
|
||
|
|
mvi_h_gr r1, 0x9abcdef0
|
||
|
|
mvi_h_gr r2, 0x11111104
|
||
|
|
mvi_h_gr r3, 0
|
||
|
|
mvi_h_gr r4, 0
|
||
|
|
|
||
|
|
tmcrr wr0, r0, r1
|
||
|
|
tmcr wcgr2, r2
|
||
|
|
tmcrr wr1, r3, r4
|
||
|
|
|
||
|
|
wsrawg wr1, wr0, wcgr2
|
||
|
|
|
||
|
|
tmrrc r0, r1, wr0
|
||
|
|
tmrc r2, wcgr2
|
||
|
|
tmrrc r3, r4, wr1
|
||
|
|
|
||
|
|
test_h_gr r0, 0x12345678
|
||
|
|
test_h_gr r1, 0x9abcdef0
|
||
|
|
test_h_gr r2, 0x11111104
|
||
|
|
test_h_gr r3, 0x01234567
|
||
|
|
test_h_gr r4, 0xf9abcdef
|
||
|
|
|
||
|
|
# Test Double Word Arithmetic Shift Right
|
||
|
|
|
||
|
|
mvi_h_gr r0, 0x12345678
|
||
|
|
mvi_h_gr r1, 0x9abcdefc
|
||
|
|
mvi_h_gr r2, 0x11111104
|
||
|
|
mvi_h_gr r3, 0x11111111
|
||
|
|
mvi_h_gr r4, 0
|
||
|
|
mvi_h_gr r5, 0
|
||
|
|
|
||
|
|
tmcrr wr0, r0, r1
|
||
|
|
tmcrr wr1, r2, r3
|
||
|
|
tmcrr wr2, r4, r5
|
||
|
|
|
||
|
|
wsrad wr2, wr0, wr1
|
||
|
|
|
||
|
|
tmrrc r0, r1, wr0
|
||
|
|
tmrrc r2, r3, wr1
|
||
|
|
tmrrc r4, r5, wr2
|
||
|
|
|
||
|
|
test_h_gr r0, 0x12345678
|
||
|
|
test_h_gr r1, 0x9abcdefc
|
||
|
|
test_h_gr r2, 0x11111104
|
||
|
|
test_h_gr r3, 0x11111111
|
||
|
|
test_h_gr r4, 0xc1234567
|
||
|
|
test_h_gr r5, 0xf9abcdef
|
||
|
|
|
||
|
|
# Test Double Word Arithmetic Shift Right by CG register
|
||
|
|
|
||
|
|
mvi_h_gr r0, 0x12345678
|
||
|
|
mvi_h_gr r1, 0x9abcdefc
|
||
|
|
mvi_h_gr r2, 0x11111104
|
||
|
|
mvi_h_gr r3, 0
|
||
|
|
mvi_h_gr r4, 0
|
||
|
|
|
||
|
|
tmcrr wr0, r0, r1
|
||
|
|
tmcr wcgr3, r2
|
||
|
|
tmcrr wr1, r3, r4
|
||
|
|
|
||
|
|
wsradg wr1, wr0, wcgr3
|
||
|
|
|
||
|
|
tmrrc r0, r1, wr0
|
||
|
|
tmrc r2, wcgr3
|
||
|
|
tmrrc r3, r4, wr1
|
||
|
|
|
||
|
|
test_h_gr r0, 0x12345678
|
||
|
|
test_h_gr r1, 0x9abcdefc
|
||
|
|
test_h_gr r2, 0x11111104
|
||
|
|
test_h_gr r3, 0xc1234567
|
||
|
|
test_h_gr r4, 0xf9abcdef
|
||
|
|
|
||
|
|
pass
|