2021-12-09 14:40:28 +08:00
|
|
|
## See sim/Makefile.am
|
|
|
|
##
|
2024-01-12 23:30:44 +08:00
|
|
|
## Copyright (C) 1999-2024 Free Software Foundation, Inc.
|
2021-12-09 14:40:28 +08:00
|
|
|
## Written by Cygnus Support.
|
|
|
|
##
|
|
|
|
## This program is free software; you can redistribute it and/or modify
|
|
|
|
## it under the terms of the GNU General Public License as published by
|
|
|
|
## the Free Software Foundation; either version 3 of the License, or
|
|
|
|
## (at your option) any later version.
|
|
|
|
##
|
|
|
|
## This program is distributed in the hope that it will be useful,
|
|
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
## GNU General Public License for more details.
|
|
|
|
##
|
|
|
|
## You should have received a copy of the GNU General Public License
|
|
|
|
## along with this program. If not, see <http://www.gnu.org/licenses/>.
|
2021-10-31 14:08:38 +08:00
|
|
|
|
2023-01-02 03:15:00 +08:00
|
|
|
## We must use 32-bit addresses to support memory bank switching.
|
|
|
|
## The WORD_BITSIZE is normally 16 but must be switched (temporarily)
|
|
|
|
## to 32 to avoid a bug in the sim-common which uses 'unsigned_word'
|
|
|
|
## instead of 'address_word' in some places (the result is a truncation
|
|
|
|
## of the 32-bit address to 16-bit; and this breaks the simulator).
|
|
|
|
AM_CPPFLAGS_%C% = \
|
|
|
|
-DWITH_TARGET_WORD_BITSIZE=32 \
|
|
|
|
-DWITH_TARGET_CELL_BITSIZE=32 \
|
|
|
|
-DWITH_TARGET_ADDRESS_BITSIZE=32 \
|
|
|
|
-DWITH_TARGET_WORD_MSB=31
|
|
|
|
|
2023-01-03 05:46:14 +08:00
|
|
|
nodist_%C%_libsim_a_SOURCES = \
|
|
|
|
%D%/modules.c
|
2023-01-03 03:15:02 +08:00
|
|
|
%C%_libsim_a_SOURCES = \
|
|
|
|
$(common_libcommon_a_SOURCES)
|
2022-12-27 11:00:16 +08:00
|
|
|
%C%_libsim_a_LIBADD = \
|
|
|
|
%D%/interp.o \
|
|
|
|
%D%/m68hc11int.o \
|
|
|
|
%D%/m68hc12int.o \
|
|
|
|
%D%/emulos.o \
|
|
|
|
%D%/interrupts.o \
|
|
|
|
%D%/m68hc11_sim.o \
|
|
|
|
$(patsubst %,%D%/%,$(SIM_NEW_COMMON_OBJS)) \
|
|
|
|
$(patsubst %,%D%/dv-%.o,$(SIM_HW_DEVICES)) \
|
|
|
|
$(patsubst %,%D%/dv-%.o,$(%C%_SIM_EXTRA_HW_DEVICES)) \
|
|
|
|
%D%/sim-resume.o
|
|
|
|
$(%C%_libsim_a_OBJECTS) $(%C%_libsim_a_LIBADD): %D%/hw-config.h
|
|
|
|
|
|
|
|
noinst_LIBRARIES += %D%/libsim.a
|
|
|
|
|
2023-01-16 09:48:28 +08:00
|
|
|
## Override wildcards that trigger common/modules.c to be (incorrectly) used.
|
|
|
|
%D%/modules.o: %D%/modules.c
|
|
|
|
|
2023-01-02 03:55:09 +08:00
|
|
|
%D%/%.o: common/%.c ; $(SIM_COMPILE)
|
|
|
|
-@am__include@ %D%/$(DEPDIR)/*.Po
|
2022-12-27 11:00:16 +08:00
|
|
|
|
2022-11-03 19:19:13 +08:00
|
|
|
%C%_run_SOURCES =
|
|
|
|
%C%_run_LDADD = \
|
|
|
|
%D%/nrun.o \
|
|
|
|
%D%/libsim.a \
|
|
|
|
$(SIM_COMMON_LIBS)
|
|
|
|
|
|
|
|
noinst_PROGRAMS += %D%/run
|
|
|
|
|
2022-11-06 22:40:56 +08:00
|
|
|
%C%_SIM_EXTRA_HW_DEVICES = m68hc11 m68hc11sio m68hc11eepr m68hc11tim m68hc11spi nvram
|
|
|
|
|
2021-10-31 14:08:38 +08:00
|
|
|
%C%_BUILD_OUTPUTS = \
|
|
|
|
%D%/gencode$(EXEEXT) \
|
|
|
|
%D%/m68hc11int.c \
|
|
|
|
%D%/m68hc12int.c
|
|
|
|
|
2023-01-03 03:34:52 +08:00
|
|
|
## Generating modules.c requires all sources to scan.
|
2022-12-26 03:40:47 +08:00
|
|
|
%D%/modules.c: | $(%C%_BUILD_OUTPUTS)
|
2021-10-31 14:08:38 +08:00
|
|
|
|
|
|
|
%C%_gencode_SOURCES = %D%/gencode.c
|
|
|
|
|
|
|
|
# These rules are copied from automake, but tweaked to use FOR_BUILD variables.
|
|
|
|
%D%/gencode$(EXEEXT): $(%C%_gencode_OBJECTS) $(%C%_gencode_DEPENDENCIES) %D%/$(am__dirstamp)
|
|
|
|
$(AM_V_CCLD)$(LINK_FOR_BUILD) $(%C%_gencode_OBJECTS) $(%C%_gencode_LDADD)
|
|
|
|
|
|
|
|
# gencode is a build-time only tool. Override the default rules for it.
|
|
|
|
%D%/gencode.o: %D%/gencode.c
|
|
|
|
$(AM_V_CC)$(COMPILE_FOR_BUILD) -c $< -o $@
|
|
|
|
|
|
|
|
%D%/m68hc11int.c: %D%/gencode$(EXEEXT)
|
|
|
|
$(AM_V_GEN)$< -m6811 >$@
|
|
|
|
|
|
|
|
%D%/m68hc12int.c: %D%/gencode$(EXEEXT)
|
|
|
|
$(AM_V_GEN)$< -m6812 >$@
|
|
|
|
|
|
|
|
EXTRA_PROGRAMS += %D%/gencode
|
|
|
|
MOSTLYCLEANFILES += $(%C%_BUILD_OUTPUTS)
|