2021-04-04 21:01:09 +08:00
|
|
|
2021-04-08 Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
|
|
|
|
* basic.exp (arch): Delete.
|
|
|
|
|
|
2021-01-16 12:23:46 +08:00
|
|
|
2021-02-13 Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
|
|
|
|
* basic.exp: Define arch.
|
|
|
|
|
|
2016-01-06 13:38:21 +08:00
|
|
|
2016-01-06 Joel Brobecker <brobecker@adacore.com>
|
|
|
|
|
|
|
|
|
|
* hilo-hazard-4.s: Change copyright ownder to FSF.
|
|
|
|
|
|
[PATCH] Add micromips support to the MIPS simulator
2015-09-25 Andrew Bennett <andrew.bennett@imgtec.com>
Ali Lown <ali.lown@imgtec.com>
sim/common/
* sim-bits.h (EXTEND6): New macro.
(EXTEND12): New macro.
(EXTEND25): New macro.
sim/mips/
* Makefile.in (tmp-micromips): New rule.
(tmp-mach-multi): Add support for micromips.
* configure.ac (mips*-sde-elf* | mips*-mti-elf*): Made a multi sim
that works for both mips64 and micromips64.
(mipsisa32r2*-*-*): Made a multi sim that works for mips32 and
micromips32.
Add build support for micromips.
* dsp.igen (do_ph_s_absq, do_w_s_absq, do_qb_s_absq, do_addsc,
do_addwc, do_bitrev, do_extpv, do_extrv, do_extrv_s_h, do_insv,
do_lxx do_modsub, do_mthlip, do_mulsaq_s_w_ph, do_ph_packrl, do_qb_pick
do_ph_pick, do_qb_ph_precequ, do_qb_ph_preceu, do_w_preceq
do_w_ph_precrq, do_ph_qb_precrq, do_w_ph_rs_precrq do_qb_w_raddu,
do_rddsp, do_repl, do_shilov, do_ph_shl, do_qb_shl do_w_s_shllv,
do_ph_shrlv, do_w_r_shrav, do_wrdsp, do_qb_shrav, do_append,
do_balign, do_ph_w_mulsa, do_ph_qb_precr, do_prepend): New functions.
Refactored instruction code to use these functions.
* dsp2.igen: Refactored instruction code to use the new functions.
* interp.c (decode_coproc): Refactored to work with any instruction
encoding.
(isa_mode): New variable
(RSVD_INSTRUCTION): Changed to 0x00000039.
* m16.igen (BREAK16): Refactored instruction to use do_break16.
(JALX32): Add mips32, mips64, mips32r2 and mips64r2 models.
* micromips.dc: New file.
* micromips.igen: New file.
* micromips16.dc: New file.
* micromipsdsp.igen: New file.
* micromipsrun.c: New file.
* mips.igen (do_swc1): Changed to work with any instruction encoding.
(do_add do_addi do_andi do_dadd do_daddi do_dsll32 do_dsra32
do_dsrl32, do_dsub, do_break, do_break16, do_clo, do_clz, do_dclo
do_dclz, do_lb, do_lh, do_lwr, do_lwl, do_lwc, do_lw, do_lwu, do_lhu
do_ldc, do_lbu, do_ll, do_lld, do_lui, do_madd, do_dsp_madd, do_maddu
do_dsp_maddu, do_dsp_mfhi, do_dsp_mflo, do_movn, do_movz, do_msub
do_dsp_msub, do_msubu, do_dsp_msubu, do_mthi, do_dsp_mthi, do_mtlo
do_dsp_mtlo, do_mul, do_dsp_mult, do_dsp_multu, do_pref, do_sc, do_scd
do_sub, do_sw, do_teq, do_teqi, do_tge, do_tgei, do_tgeiu, do_tgeu, do_tlt
do_tlti, do_tltiu, do_tltu, do_tne, do_tnei, do_abs_fmt, do_add_fmt
do_alnv_ps, do_c_cond_fmt, do_ceil_fmt, do_cfc1, do_ctc1, do_cvt_d_fmt
do_cvt_l_fmt, do_cvt_ps_s, do_cvt_s_fmt, do_cvt_s_pl, do_cvt_s_pu
do_cvt_w_fmt, do_div_fmt, do_dmfc1b, do_dmtc1b, do_floor_fmt, do_luxc1_32
do_luxc1_64, do_lwc1, do_lwxc1, do_madd_fmt, do_mfc1b, do_mov_fmt, do_movtf
do_movtf_fmt, do_movn_fmt, do_movz_fmt, do_msub_fmt, do_mtc1b, do_mul_fmt
do_neg_fmt, do_nmadd_fmt, do_nmsub_fmt, do_pll_ps, do_plu_ps, do_pul_ps
do_puu_ps, do_recip_fmt, do_round_fmt, do_rsqrt_fmt, do_prefx, do_sdc1
do_suxc1_32, do_suxc1_64, do_sqrt_fmt, do_sub_fmt, do_swc1, do_swxc1
do_trunc_fmt): New functions, refactored from existing instructions.
Refactored instruction code to use these functions.
(RSVD): Changed to use new reserved instruction.
(loadstore_ea, not_word_value, unpredictable, check_mt_hilo, check_mf_hilo,
check_mult_hilo, check_div_hilo, check_u64, do_luxc1_32, do_sdc1, do_suxc1_32,
check_fmt_p, check_fpu, do_load_double, do_store_double): Added micromips32
and micromips64 models.
Added include for micromips.igen and micromipsdsp.igen
Add micromips32 and micromips64 models.
(DecodeCoproc): Updated to use new macro definition.
* mips3264r2.igen (do_dsbh, do_dshd, do_dext, do_dextm, do_dextu, do_di,
do_dins, do_dinsm, do_ei, do_ext, do_mfhc1, do_mthc1, do_ins, do_dinsu,
do_seb, do_seh do_rdhwr, do_wsbh): New functions.
Refactored instruction code to use these functions.
* sim-main.h (CP0_operation): New enum.
(DecodeCoproc): Updated macro.
(IMEM32_MICROMIPS, IMEM16_MICROMIPS, MICROMIPS_MINOR_OPCODE,
MICROMIPS_DELAYSLOT_SIZE_ANY, MICROMIPS_DELAYSLOT_SIZE_16, MICROMIPS_DELAYSLOT_SIZE_32,
ISA_MODE_MIPS32 and ISA_MODE_MICROMIPS): New defines.
(sim_state): Add isa_mode field.
sim/testsuite/sim/mips/
* basic.exp (run_micromips_test, run_sim_tests): New functions
Add support for micromips tests.
* hilo-hazard-4.s: New file.
* testutils.inc (_dowrite): Changed reserved instruction encoding.
(writemsg): Moved the la and li instructions before the data they are
assigned to, which prevents a bug where MIPS32 relocations are used instead
of micromips relocations when building for micromips.
2015-09-25 22:52:18 +08:00
|
|
|
2015-09-25 Andrew Bennett <andrew.bennett@imgtec.com>
|
|
|
|
|
Ali Lown <ali.lown@imgtec.com>
|
|
|
|
|
|
|
|
|
|
* basic.exp (run_micromips_test, run_sim_tests): New functions
|
|
|
|
|
Add support for micromips tests.
|
|
|
|
|
* hilo-hazard-4.s: New file.
|
|
|
|
|
* testutils.inc (_dowrite): Changed reserved instruction encoding.
|
|
|
|
|
(writemsg): Moved the la and li instructions before the data they are
|
|
|
|
|
assigned to, which prevents a bug where MIPS32 relocations are used
|
|
|
|
|
instead of micromips relocations when building for micromips.
|
|
|
|
|
|
2015-04-13 07:54:43 +08:00
|
|
|
2015-04-13 Hans-Peter Nilsson <hp@axis.com>
|
|
|
|
|
|
|
|
|
|
* basic.exp: Don't unset target ldscript here.
|
|
|
|
|
|
2011-01-06 07:10:39 +08:00
|
|
|
2011-01-06 Hans-Peter Nilsson <hp@axis.com>
|
|
|
|
|
|
2011-01-06 07:12:37 +08:00
|
|
|
* testutils.inc: Correct comment syntax fallout from
|
|
|
|
|
copyright update.
|
|
|
|
|
* utils-dsp.inc, utils-fpu.inc, utils-mdmx.inc: Ditto.
|
|
|
|
|
|
2011-01-06 07:10:39 +08:00
|
|
|
* mips32-dsp.s: Update copyright year.
|
|
|
|
|
|
2010-04-27 00:23:24 +08:00
|
|
|
2010-04-26 Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
|
|
|
|
* basic.exp: Delete sim target check.
|
|
|
|
|
|
2007-08-28 08:01:52 +08:00
|
|
|
2007-08-27 Joel Brobecker <brobecker@adacore.com>
|
|
|
|
|
|
|
|
|
|
* testutils.inc: Change license to GPL version 3.
|
|
|
|
|
* utils-dsp.inc: Change license to GPL version 3.
|
|
|
|
|
* utils-fpu.inc: Change license to GPL version 3.
|
|
|
|
|
* utils-mdmx.inc: Change license to GPL version 3.
|
|
|
|
|
|
[ gas/ChangeLog ]
* config/tc-mips.c (mips_set_options, mips_opts, file_ase_dspr2,
ISA_SUPPORTS_DSPR2_ASE, MIPS_CPU_ASE_DSPR2): Add DSP R2 ASE support.
(macro_build): Add case '2'.
(macro): Expand M_BALIGN to nop, packrl.ph or balign.
(validate_mips_insn): Add support for balign instruction.
(mips_ip): Handle DSP R2 instructions. Support balign instruction.
(OPTION_DSPR2, OPTION_NO_DSPR2, OPTION_COMPAT_ARCH_BASE,
md_parse_option, mips_after_parse_args): Add -mdspr2 and -mno-dspr2
command line options.
(s_mipsset): Add support for .set dspr2 and .set nodspr2 directives.
(md_show_usage): Add -mdspr2 and -mno-dspr2 help output.
* doc/c-mips.texi, doc/as.texinfo: Document -mdspr2, -mno-dspr2,
.set dspr2, .set nodspr2.
[ gas/testsuite/ChangeLog ]
* gas/mips/mips32-dspr2.s, gas/mips/mips32-dspr2.d: New test for
DSP R2.
* gas/mips/mips.exp: Run new test.
[ include/opcode/Changelog ]
* mips.h (OP_SH_BP, OP_MASK_BP): Add support for balign instruction.
(INSN_DSPR2): Add flag for DSP R2 instructions.
(M_BALIGN): New macro.
[ opcodes/ChangeLog ]
* mips-dis.c (mips_arch_choices): Add DSP R2 support.
(print_insn_args): Add support for balign instruction.
* mips-opc.c (D33): New shortcut for DSP R2 instructions.
(mips_builtin_opcodes): Add DSP R2 instructions.
[ sim/mips/ChangeLog ]
* Makefile.in (IGEN_INCLUDE): Add dsp2.igen.
* configure.ac (mips*-sde-elf*, mipsisa32r2*-*-*, mipsisa64r2*-*-*):
Add dsp2 to sim_igen_machine.
* configure: Regenerate.
* dsp.igen (do_ph_op): Add MUL support when op = 2.
(do_ph_mulq): New function to support mulq_rs.ph and mulq_s.ph.
(mulq_rs.ph): Use do_ph_mulq.
(MFHI, MFLO, MTHI, MTLO): Move these instructions to mips.igen.
* mips.igen: Add dsp2 model and include dsp2.igen.
(MFHI, MFLO, MTHI, MTLO): Extend these instructions for
for *mips32r2, *mips64r2, *dsp.
(MADD, MADDU, MSUB, MSUBU, MULT, MULTU): Extend these instructions
for *mips32r2, *mips64r2, *dsp2.
* dsp2.igen: New file for MIPS DSP REV 2 ASE.
[ sim/testsuite/sim/mips/ChangeLog ]
* basic.exp: Run the dsp2 test.
* utils-dsp.inc (dspckacc_astio, dspck_tsimm): New macro.
* mips32-dsp2.s: New test.
2007-02-20 21:28:56 +08:00
|
|
|
2007-02-20 Thiemo Seufer <ths@mips.com>
|
2015-07-24 19:08:12 +08:00
|
|
|
Chao-Ying Fu <fu@mips.com>
|
[ gas/ChangeLog ]
* config/tc-mips.c (mips_set_options, mips_opts, file_ase_dspr2,
ISA_SUPPORTS_DSPR2_ASE, MIPS_CPU_ASE_DSPR2): Add DSP R2 ASE support.
(macro_build): Add case '2'.
(macro): Expand M_BALIGN to nop, packrl.ph or balign.
(validate_mips_insn): Add support for balign instruction.
(mips_ip): Handle DSP R2 instructions. Support balign instruction.
(OPTION_DSPR2, OPTION_NO_DSPR2, OPTION_COMPAT_ARCH_BASE,
md_parse_option, mips_after_parse_args): Add -mdspr2 and -mno-dspr2
command line options.
(s_mipsset): Add support for .set dspr2 and .set nodspr2 directives.
(md_show_usage): Add -mdspr2 and -mno-dspr2 help output.
* doc/c-mips.texi, doc/as.texinfo: Document -mdspr2, -mno-dspr2,
.set dspr2, .set nodspr2.
[ gas/testsuite/ChangeLog ]
* gas/mips/mips32-dspr2.s, gas/mips/mips32-dspr2.d: New test for
DSP R2.
* gas/mips/mips.exp: Run new test.
[ include/opcode/Changelog ]
* mips.h (OP_SH_BP, OP_MASK_BP): Add support for balign instruction.
(INSN_DSPR2): Add flag for DSP R2 instructions.
(M_BALIGN): New macro.
[ opcodes/ChangeLog ]
* mips-dis.c (mips_arch_choices): Add DSP R2 support.
(print_insn_args): Add support for balign instruction.
* mips-opc.c (D33): New shortcut for DSP R2 instructions.
(mips_builtin_opcodes): Add DSP R2 instructions.
[ sim/mips/ChangeLog ]
* Makefile.in (IGEN_INCLUDE): Add dsp2.igen.
* configure.ac (mips*-sde-elf*, mipsisa32r2*-*-*, mipsisa64r2*-*-*):
Add dsp2 to sim_igen_machine.
* configure: Regenerate.
* dsp.igen (do_ph_op): Add MUL support when op = 2.
(do_ph_mulq): New function to support mulq_rs.ph and mulq_s.ph.
(mulq_rs.ph): Use do_ph_mulq.
(MFHI, MFLO, MTHI, MTLO): Move these instructions to mips.igen.
* mips.igen: Add dsp2 model and include dsp2.igen.
(MFHI, MFLO, MTHI, MTLO): Extend these instructions for
for *mips32r2, *mips64r2, *dsp.
(MADD, MADDU, MSUB, MSUBU, MULT, MULTU): Extend these instructions
for *mips32r2, *mips64r2, *dsp2.
* dsp2.igen: New file for MIPS DSP REV 2 ASE.
[ sim/testsuite/sim/mips/ChangeLog ]
* basic.exp: Run the dsp2 test.
* utils-dsp.inc (dspckacc_astio, dspck_tsimm): New macro.
* mips32-dsp2.s: New test.
2007-02-20 21:28:56 +08:00
|
|
|
* basic.exp: Run the dsp2 test.
|
|
|
|
|
* utils-dsp.inc (dspckacc_astio, dspck_tsimm): New macro.
|
|
|
|
|
* mips32-dsp2.s: New test.
|
|
|
|
|
|
2007-02-17 09:26:48 +08:00
|
|
|
2007-02-17 Thiemo Seufer <ths@mips.com>
|
|
|
|
|
|
|
|
|
|
* basic.exp: Add case for mips*-sde-elf*.
|
|
|
|
|
(mdmxmodels): Run mdmx tests only on mdmx capable configurations.
|
|
|
|
|
|
2007-02-14 03:12:28 +08:00
|
|
|
2007-02-13 Thiemo Seufer <ths@mips.com>
|
|
|
|
|
|
|
|
|
|
* mips32-dsp.s: Run DSP testcase only for release 2 architecture.
|
|
|
|
|
|
2007-02-14 03:07:36 +08:00
|
|
|
2007-02-13 Thiemo Seufer <ths@mips.com>
|
|
|
|
|
|
|
|
|
|
* mdmx-ob.s: Delete extraneous include.
|
|
|
|
|
|
2006-11-08 20:00:11 +08:00
|
|
|
2006-11-08 Thiemo Seufer <ths@mips.com>
|
|
|
|
|
|
|
|
|
|
* basic.exp: Fix spelling in comment. Use canonical form of target
|
|
|
|
|
patterns. Run DSP test only for DSP-capable ISAs. Check also mips32r2
|
|
|
|
|
and mips64r2 if supported by the target.
|
|
|
|
|
|
2006-08-29 20:18:43 +08:00
|
|
|
2006-08-08 Chris Dearman <chris@mips.com>
|
|
|
|
|
|
|
|
|
|
* testutils.inc (setup): __start is also a valid start symbol.
|
|
|
|
|
|
2006-05-16 04:34:56 +08:00
|
|
|
2006-05-15 Chao-ying Fu <fu@mips.com>
|
|
|
|
|
|
|
|
|
|
* mips32-dsp.s: Add some tests for shra_r.ph, shrav_r.ph, shra_r.w,
|
|
|
|
|
shrav_r.w.
|
|
|
|
|
|
2005-12-15 07:09:26 +08:00
|
|
|
2005-12-14 Chao-ying Fu <fu@mips.com>
|
|
|
|
|
|
|
|
|
|
* basic.exp: Run the dsp test.
|
|
|
|
|
* utils-dsp.inc: New file.
|
|
|
|
|
* mips32-dsp.s: New test.
|
|
|
|
|
|
2004-04-11 15:12:13 +08:00
|
|
|
2004-04-11 Chris Demetriou <cgd@broadcom.com>
|
|
|
|
|
|
|
|
|
|
* utils-fpu.inc (enable_fpu, ckm_fp_cc): New macros.
|
|
|
|
|
(clrset_fp_cc): Fix mask used for upper 7 condition codes.
|
|
|
|
|
* utils-mdmx.inc: Include utils-fpu.inc.
|
|
|
|
|
(enable_mdmx): Use enable_fpu.
|
|
|
|
|
|
2004-04-11 14:28:08 +08:00
|
|
|
2004-04-10 Chris Demetriou <cgd@broadcom.com>
|
|
|
|
|
|
|
|
|
|
* utils-fpu.inc: New file.
|
|
|
|
|
* utils-mdmx.inc: New file.
|
|
|
|
|
* mdmx-ob.s: New file.
|
|
|
|
|
* mdmx-ob-sb1.s: New file.
|
|
|
|
|
* basic.exp: Run new mdmx-ob and mdmx-ob-sb1 tests.
|
|
|
|
|
|
2004-04-10 15:11:29 +08:00
|
|
|
2004-04-10 Chris Demetriou <cgd@broadcom.com>
|
|
|
|
|
|
|
|
|
|
* fpu64-ps-sb1.s: New file.
|
|
|
|
|
* basic.exp: Recognize mipsisa64sb1 targets, and run fpu64-ps-sb1.s
|
|
|
|
|
if appropriate.
|
|
|
|
|
|
2004-04-10 15:02:57 +08:00
|
|
|
2004-04-10 Chris Demetriou <cgd@broadcom.com>
|
|
|
|
|
|
|
|
|
|
* fpu64-ps.s: New file.
|
|
|
|
|
* basic.exp: Run fpu64-ps.s.
|
|
|
|
|
|
2004-04-10 14:58:21 +08:00
|
|
|
2004-03-29 Richard Sandiford <rsandifo@redhat.com>
|
|
|
|
|
|
2004-04-10 14:58:54 +08:00
|
|
|
* hilo-hazard-[123].s: New files.
|
|
|
|
|
* basic.exp (run_hilo_test): New procedure.
|
2004-04-10 14:58:21 +08:00
|
|
|
(models): Only list models that are included in the configuration.
|
|
|
|
|
(submodels): New variable, set to submodels of the above.
|
|
|
|
|
(mips64vr-*-elf, mips64vrel-*-elf): New configuration stanza.
|
|
|
|
|
Run hilo-hazard-[123].s.
|
|
|
|
|
|
2004-01-26 16:12:44 +08:00
|
|
|
2004-01-26 Chris Demetriou <cgd@broadcom.com>
|
|
|
|
|
|
|
|
|
|
* basic.exp: New file.
|
|
|
|
|
* testutils.inc: New file.
|
|
|
|
|
* sanity.s: New file.
|
