mirror of
https://sourceware.org/git/binutils-gdb.git
synced 2025-01-06 12:09:26 +08:00
181 lines
4.5 KiB
ArmAsm
181 lines
4.5 KiB
ArmAsm
|
//Original:/testcases/core/c_dsp32mult_pair_s/c_dsp32mult_pair_s.dsp
|
||
|
|
// Spec Reference: dsp32mult pair s
|
||
|
|
# mach: bfin
|
||
|
|
|
||
|
|
.include "testutils.inc"
|
||
|
|
start
|
||
|
|
|
||
|
|
imm32 r0, 0x8b235625;
|
||
|
|
imm32 r1, 0x93ba5127;
|
||
|
|
imm32 r2, 0xa3446725;
|
||
|
|
imm32 r3, 0x00050027;
|
||
|
|
imm32 r4, 0xb0ab6d29;
|
||
|
|
imm32 r5, 0x10ace72b;
|
||
|
|
imm32 r6, 0xc00c008d;
|
||
|
|
imm32 r7, 0xd2467029;
|
||
|
|
R1 = R0.L * R0.L, R0 = R0.L * R0.L (S2RND);
|
||
|
|
R3 = R0.L * R1.L, R2 = R0.L * R1.H (S2RND);
|
||
|
|
R5 = R1.L * R0.L, R4 = R1.H * R0.L (S2RND);
|
||
|
|
R7 = R1.L * R1.L, R6 = R1.H * R1.H (S2RND);
|
||
|
|
CHECKREG r0, 0x73F38564;
|
||
|
|
CHECKREG r1, 0x73F38564;
|
||
|
|
CHECKREG r2, 0x80000000;
|
||
|
|
CHECKREG r3, 0x7FFFFFFF;
|
||
|
|
CHECKREG r4, 0x80000000;
|
||
|
|
CHECKREG r5, 0x7FFFFFFF;
|
||
|
|
CHECKREG r6, 0x7FFFFFFF;
|
||
|
|
CHECKREG r7, 0x7FFFFFFF;
|
||
|
|
|
||
|
|
imm32 r0, 0x5b33a635;
|
||
|
|
imm32 r1, 0x6fbe5137;
|
||
|
|
imm32 r2, 0x1324b735;
|
||
|
|
imm32 r3, 0x9006d037;
|
||
|
|
imm32 r4, 0x80abcb39;
|
||
|
|
imm32 r5, 0xb0acef3b;
|
||
|
|
imm32 r6, 0xa00c00dd;
|
||
|
|
imm32 r7, 0x12469003;
|
||
|
|
R1 = R2.L * R2.L, R0 = R2.L * R2.L (S2RND);
|
||
|
|
R3 = R2.L * R3.L, R2 = R2.L * R3.H (S2RND);
|
||
|
|
R5 = R3.L * R2.L, R4 = R3.H * R2.L (S2RND);
|
||
|
|
R7 = R3.L * R3.L, R6 = R3.H * R3.H (S2RND);
|
||
|
|
CHECKREG r0, 0x52CB43E4;
|
||
|
|
CHECKREG r1, 0x52CB43E4;
|
||
|
|
CHECKREG r2, 0x7F5C6CF8;
|
||
|
|
CHECKREG r3, 0x3659B18C;
|
||
|
|
CHECKREG r4, 0x5C88C8E0;
|
||
|
|
CHECKREG r5, 0x80000000;
|
||
|
|
CHECKREG r6, 0x2E26ABC4;
|
||
|
|
CHECKREG r7, 0x602B9240;
|
||
|
|
|
||
|
|
imm32 r0, 0x1b235655;
|
||
|
|
imm32 r1, 0xc4ba5157;
|
||
|
|
imm32 r2, 0x63246755;
|
||
|
|
imm32 r3, 0x00060055;
|
||
|
|
imm32 r4, 0x90abc509;
|
||
|
|
imm32 r5, 0x10acef5b;
|
||
|
|
imm32 r6, 0xb00c005d;
|
||
|
|
imm32 r7, 0x1246705f;
|
||
|
|
R1 = R4.L * R4.L, R0 = R4.L * R4.L (S2RND);
|
||
|
|
R3 = R4.L * R5.L, R2 = R4.L * R5.H (S2RND);
|
||
|
|
R5 = R5.L * R4.L, R4 = R5.H * R4.L (S2RND);
|
||
|
|
R7 = R5.L * R5.L, R6 = R5.H * R5.H (S2RND);
|
||
|
|
CHECKREG r0, 0x36536944;
|
||
|
|
CHECKREG r1, 0x36536944;
|
||
|
|
CHECKREG r2, 0xF0A3C830;
|
||
|
|
CHECKREG r3, 0x0F55C4CC;
|
||
|
|
CHECKREG r4, 0xF0A3C830;
|
||
|
|
CHECKREG r5, 0x0F55C4CC;
|
||
|
|
CHECKREG r6, 0x03AC48E4;
|
||
|
|
CHECKREG r7, 0x36C40A40;
|
||
|
|
|
||
|
|
imm32 r0, 0xab235666;
|
||
|
|
imm32 r1, 0xeaba5166;
|
||
|
|
imm32 r2, 0x13d48766;
|
||
|
|
imm32 r3, 0xf00b0066;
|
||
|
|
imm32 r4, 0x90ab9d69;
|
||
|
|
imm32 r5, 0x10ac5f6b;
|
||
|
|
imm32 r6, 0x800cb66d;
|
||
|
|
imm32 r7, 0x1246707f;
|
||
|
|
R1 = R6.L * R6.L, R0 = R6.L * R6.L (S2RND);
|
||
|
|
R3 = R6.L * R7.L, R2 = R6.L * R7.H (S2RND);
|
||
|
|
R5 = R7.L * R6.L, R4 = R7.H * R6.L (S2RND);
|
||
|
|
R7 = R7.L * R7.L, R6 = R7.H * R7.H (S2RND);
|
||
|
|
CHECKREG r0, 0x5494A9A4;
|
||
|
|
CHECKREG r1, 0x5494A9A4;
|
||
|
|
CHECKREG r2, 0xEAFE2F38;
|
||
|
|
CHECKREG r3, 0x80000000;
|
||
|
|
CHECKREG r4, 0xEAFE2F38;
|
||
|
|
CHECKREG r5, 0x80000000;
|
||
|
|
CHECKREG r6, 0x0537AC90;
|
||
|
|
CHECKREG r7, 0x7FFFFFFF;
|
||
|
|
|
||
|
|
|
||
|
|
// mix order
|
||
|
|
imm32 r0, 0xab23a675;
|
||
|
|
imm32 r1, 0xcfba5127;
|
||
|
|
imm32 r2, 0x13246705;
|
||
|
|
imm32 r3, 0x00060007;
|
||
|
|
imm32 r4, 0x90abcd09;
|
||
|
|
imm32 r5, 0x10acdfdb;
|
||
|
|
imm32 r6, 0x000c000d;
|
||
|
|
imm32 r7, 0x1246f00f;
|
||
|
|
R1 = R3.L * R2.L (M), R0 = R3.L * R2.H (S2RND);
|
||
|
|
R3 = R1.L * R0.H, R2 = R1.H * R0.L (S2RND);
|
||
|
|
R5 = R7.H * R4.L, R4 = R7.H * R4.L (S2RND);
|
||
|
|
R7 = R5.L * R6.L (M), R6 = R5.H * R6.L (S2RND);
|
||
|
|
CHECKREG r0, 0x000217F0;
|
||
|
|
CHECKREG r1, 0x0005A246;
|
||
|
|
CHECKREG r2, 0x0001DEC0;
|
||
|
|
CHECKREG r3, 0xFFFD1230;
|
||
|
|
CHECKREG r4, 0xF172C9D8;
|
||
|
|
CHECKREG r5, 0xF172C9D8;
|
||
|
|
CHECKREG r6, 0xFFFD0B28;
|
||
|
|
CHECKREG r7, 0xFFFA7FF0;
|
||
|
|
|
||
|
|
imm32 r0, 0x9b235a75;
|
||
|
|
imm32 r1, 0xc9ba5127;
|
||
|
|
imm32 r2, 0x13946905;
|
||
|
|
imm32 r3, 0x00090007;
|
||
|
|
imm32 r4, 0x90ab9d09;
|
||
|
|
imm32 r5, 0x10ace9db;
|
||
|
|
imm32 r6, 0x000c0d9d;
|
||
|
|
imm32 r7, 0x12467009;
|
||
|
|
R3 = R6.L * R5.L, R2 = R6.L * R5.H (S2RND);
|
||
|
|
R1 = R3.L * R0.H (M), R0 = R3.H * R0.L (S2RND);
|
||
|
|
R5 = R1.L * R4.L (M), R4 = R1.H * R4.L (S2RND);
|
||
|
|
R7 = R2.H * R7.L, R6 = R2.H * R7.L (S2RND);
|
||
|
|
CHECKREG r0, 0xF9577348;
|
||
|
|
CHECKREG r1, 0x31F9EE68;
|
||
|
|
CHECKREG r2, 0x038BD5F0;
|
||
|
|
CHECKREG r3, 0xFB4A293C;
|
||
|
|
CHECKREG r4, 0xB2B9DB04;
|
||
|
|
CHECKREG r5, 0xEA6A5350;
|
||
|
|
CHECKREG r6, 0x0633BF8C;
|
||
|
|
CHECKREG r7, 0x0633BF8C;
|
||
|
|
|
||
|
|
imm32 r0, 0x8b235675;
|
||
|
|
imm32 r1, 0xc8ba5127;
|
||
|
|
imm32 r2, 0x13846705;
|
||
|
|
imm32 r3, 0x00080007;
|
||
|
|
imm32 r4, 0x90ab8d09;
|
||
|
|
imm32 r5, 0x10ace8db;
|
||
|
|
imm32 r6, 0x000c008d;
|
||
|
|
imm32 r7, 0x12467008;
|
||
|
|
R3 = R6.H * R5.L, R2 = R6.L * R5.H (S2RND);
|
||
|
|
R7 = R2.L * R0.H (M), R6 = R2.H * R0.L (S2RND);
|
||
|
|
R5 = R1.L * R3.L (M), R4 = R1.H * R3.L (S2RND);
|
||
|
|
R1 = R2.H * R7.L, R0 = R2.L * R7.H (S2RND);
|
||
|
|
CHECKREG r0, 0x510340C0;
|
||
|
|
CHECKREG r1, 0xFFDAAA00;
|
||
|
|
CHECKREG r2, 0x0024BAF0;
|
||
|
|
CHECKREG r3, 0xFFFBA910;
|
||
|
|
CHECKREG r4, 0x4B155680;
|
||
|
|
CHECKREG r5, 0x6B2FA2E0;
|
||
|
|
CHECKREG r6, 0x0030A1D0;
|
||
|
|
CHECKREG r7, 0xB4EDBDA0;
|
||
|
|
|
||
|
|
imm32 r0, 0xeb235675;
|
||
|
|
imm32 r1, 0xceba5127;
|
||
|
|
imm32 r2, 0x13e46705;
|
||
|
|
imm32 r3, 0x000e0007;
|
||
|
|
imm32 r4, 0x90abed09;
|
||
|
|
imm32 r5, 0x10aceedb;
|
||
|
|
imm32 r6, 0x000c00ed;
|
||
|
|
imm32 r7, 0x1246700e;
|
||
|
|
R1 = R1.H * R4.L, R0 = R1.H * R4.L (S2RND);
|
||
|
|
R3 = R2.L * R5.L, R2 = R2.L * R5.H (S2RND);
|
||
|
|
R5 = R3.H * R6.L, R4 = R3.L * R6.L (S2RND);
|
||
|
|
R7 = R4.L * R0.H, R6 = R4.H * R0.L (S2RND);
|
||
|
|
CHECKREG r0, 0x0E99DA28;
|
||
|
|
CHECKREG r1, 0x0E99DA28;
|
||
|
|
CHECKREG r2, 0x1AD61D70;
|
||
|
|
CHECKREG r3, 0xE4671D1C;
|
||
|
|
CHECKREG r4, 0x006BCBB0;
|
||
|
|
CHECKREG r5, 0xFF99CD6C;
|
||
|
|
CHECKREG r6, 0xFFC0BAE0;
|
||
|
|
CHECKREG r7, 0xF41170C0;
|
||
|
|
|
||
|
|
|
||
|
|
|
||
|
|
pass
|