2009-05-18 21:25:35 +08:00
|
|
|
|
/* Lattice Mico32 simulator support code
|
|
|
|
|
Contributed by Jon Beniston <jon@beniston.com>
|
|
|
|
|
|
2024-01-12 23:30:44 +08:00
|
|
|
|
Copyright (C) 2009-2024 Free Software Foundation, Inc.
|
2009-05-18 21:25:35 +08:00
|
|
|
|
|
|
|
|
|
This file is part of GDB.
|
|
|
|
|
|
|
|
|
|
This program is free software; you can redistribute it and/or modify
|
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
|
|
|
(at your option) any later version.
|
|
|
|
|
|
|
|
|
|
This program is distributed in the hope that it will be useful,
|
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
|
|
|
|
|
|
|
|
|
/* Main header for the LM32 simulator. */
|
|
|
|
|
|
|
|
|
|
#ifndef SIM_MAIN_H
|
|
|
|
|
#define SIM_MAIN_H
|
|
|
|
|
|
2015-12-25 15:34:40 +08:00
|
|
|
|
#define WITH_SCACHE_PBB 1
|
|
|
|
|
|
2009-05-18 21:25:35 +08:00
|
|
|
|
#include "sim-basics.h"
|
2023-01-01 22:55:07 +08:00
|
|
|
|
#include "opcodes/lm32-desc.h"
|
|
|
|
|
#include "opcodes/lm32-opc.h"
|
2009-05-18 21:25:35 +08:00
|
|
|
|
#include "arch.h"
|
|
|
|
|
#include "sim-base.h"
|
|
|
|
|
#include "cgen-sim.h"
|
|
|
|
|
#include "lm32-sim.h"
|
|
|
|
|
|
2022-11-01 21:04:48 +08:00
|
|
|
|
struct lm32_sim_cpu
|
2009-05-18 21:25:35 +08:00
|
|
|
|
{
|
|
|
|
|
/* CPU specific parts go here.
|
|
|
|
|
Note that in files that don't need to access these pieces WANT_CPU_FOO
|
|
|
|
|
won't be defined and thus these parts won't appear. This is ok in the
|
|
|
|
|
sense that things work. It is a source of bugs though.
|
|
|
|
|
One has to of course be careful to not take the size of this
|
|
|
|
|
struct and no structure members accessed in non-cpu specific files can
|
|
|
|
|
go after here. Oh for a better language. */
|
|
|
|
|
#if defined (WANT_CPU_LM32BF)
|
|
|
|
|
LM32BF_CPU_DATA cpu_data;
|
|
|
|
|
#endif
|
|
|
|
|
};
|
2022-11-01 21:04:48 +08:00
|
|
|
|
#define LM32_SIM_CPU(cpu) ((struct lm32_sim_cpu *) CPU_ARCH_DATA (cpu))
|
2009-05-18 21:25:35 +08:00
|
|
|
|
|
|
|
|
|
/* Misc. */
|
|
|
|
|
|
|
|
|
|
/* Catch address exceptions. */
|
2023-12-21 13:38:31 +08:00
|
|
|
|
extern SIM_CORE_SIGNAL_FN lm32_core_signal ATTRIBUTE_NORETURN;
|
2009-05-18 21:25:35 +08:00
|
|
|
|
#define SIM_CORE_SIGNAL(SD,CPU,CIA,MAP,NR_BYTES,ADDR,TRANSFER,ERROR) \
|
|
|
|
|
lm32_core_signal ((SD), (CPU), (CIA), (MAP), (NR_BYTES), (ADDR), \
|
|
|
|
|
(TRANSFER), (ERROR))
|
|
|
|
|
|
2023-08-14 18:40:10 +08:00
|
|
|
|
/* From traps.c. */
|
|
|
|
|
extern USI lm32bf_b_insn (SIM_CPU * current_cpu, USI r0, USI f_r0);
|
|
|
|
|
extern USI lm32bf_divu_insn (SIM_CPU * current_cpu, IADDR pc, USI r0, USI r1, USI r2);
|
|
|
|
|
extern USI lm32bf_modu_insn (SIM_CPU * current_cpu, IADDR pc, USI r0, USI r1, USI r2);
|
|
|
|
|
extern void lm32bf_wcsr_insn (SIM_CPU * current_cpu, USI f_csr, USI r1);
|
|
|
|
|
extern USI lm32bf_break_insn (SIM_CPU * current_cpu, IADDR pc);
|
|
|
|
|
extern USI lm32bf_scall_insn (SIM_CPU * current_cpu, IADDR pc);
|
|
|
|
|
|
|
|
|
|
/* From user.c. */
|
|
|
|
|
extern UINT lm32bf_user_insn (SIM_CPU * current_cpu, INT r0, INT r1, UINT imm);
|
|
|
|
|
|
2009-05-18 21:25:35 +08:00
|
|
|
|
#endif /* SIM_MAIN_H */
|