1996-12-06 13:30:24 +08:00
|
|
|
Thu Dec 5 22:26:31 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* simops.c: Fix thinkos in last change to "inc dn".
|
|
|
|
|
|
1996-12-05 02:02:00 +08:00
|
|
|
Wed Dec 4 10:57:53 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* simops.c: "add imm,sp" does not effect the condition codes.
|
|
|
|
|
"inc dn" does effect the condition codes.
|
|
|
|
|
|
1996-12-04 13:00:49 +08:00
|
|
|
Tue Dec 3 17:37:45 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* simops.c: Treat both operands as signed values for
|
|
|
|
|
"div" instruction.
|
|
|
|
|
|
|
|
|
|
* simops.c: Fix simulation of division instructions.
|
|
|
|
|
Fix typos/thinkos in several "cmp" and "sub" instructions.
|
|
|
|
|
|
1996-12-03 03:35:55 +08:00
|
|
|
Mon Dec 2 12:31:40 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
1996-12-04 13:00:49 +08:00
|
|
|
* simops.c: Fix carry bit handling in "sub" and "cmp"
|
|
|
|
|
instructions.
|
|
|
|
|
|
1996-12-03 03:35:55 +08:00
|
|
|
* simops.c: Fix "mov imm8,an" and "mov imm16,dn".
|
|
|
|
|
|
1996-12-02 07:10:04 +08:00
|
|
|
Sun Dec 1 16:05:42 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
1996-12-02 16:35:20 +08:00
|
|
|
* simops.c: Fix overflow computation for many instructions.
|
|
|
|
|
|
1996-12-02 15:38:10 +08:00
|
|
|
* simops.c: Fix "movdm, an", "movbu dm, (an)", and "movhu dm, (an)".
|
|
|
|
|
|
1996-12-02 12:23:37 +08:00
|
|
|
* simops.c: Fix "mov am, dn".
|
|
|
|
|
|
1996-12-02 07:10:04 +08:00
|
|
|
* simops.c: Fix more bugs in "add imm,an" and
|
|
|
|
|
"add imm,dn".
|
|
|
|
|
|
1996-11-28 00:25:03 +08:00
|
|
|
Wed Nov 27 09:20:42 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
1996-11-28 07:20:24 +08:00
|
|
|
* simops.c: Fix bugs in "movm" and "add imm,an".
|
|
|
|
|
|
1996-11-28 02:36:54 +08:00
|
|
|
* simops.c: Don't lose the upper 24 bits of the return
|
|
|
|
|
pointer in "call" and "calls" instructions. Rough cut
|
|
|
|
|
at emulated system calls.
|
|
|
|
|
|
1996-11-28 01:56:10 +08:00
|
|
|
* simops.c: Implement the remaining 5, 6 and 7 byte instructions.
|
|
|
|
|
|
1996-11-28 01:19:44 +08:00
|
|
|
* simops.c: Implement remaining 4 byte instructions.
|
|
|
|
|
|
|
|
|
|
* simops.c: Implement remaining 3 byte instructions.
|
1996-11-28 00:51:30 +08:00
|
|
|
|
1996-11-28 00:25:03 +08:00
|
|
|
* simops.c: Implement remaining 2 byte instructions. Call
|
|
|
|
|
abort for instructions we're not implementing now.
|
|
|
|
|
|
1996-11-27 06:58:24 +08:00
|
|
|
Tue Nov 26 15:43:41 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
1996-11-27 15:20:36 +08:00
|
|
|
* simops.c: Implement lots of random instructions.
|
|
|
|
|
|
1996-11-27 13:29:49 +08:00
|
|
|
* simops.c: Implement "movm" and "bCC" insns.
|
|
|
|
|
|
1996-11-27 08:53:25 +08:00
|
|
|
* mn10300_sim.h (_state): Add another register (MDR).
|
|
|
|
|
(REG_MDR): Define.
|
|
|
|
|
* simops.c: Implement "cmp", "calls", "rets", "jmp" and
|
|
|
|
|
a few additional random insns.
|
|
|
|
|
|
1996-11-27 06:58:24 +08:00
|
|
|
* mn10300_sim.h (PSW_*): Define for CC status tracking.
|
|
|
|
|
(REG_D0, REG_A0, REG_SP): Define.
|
|
|
|
|
* simops.c: Implement "add", "addc" and a few other random
|
|
|
|
|
instructions.
|
1996-11-27 04:40:19 +08:00
|
|
|
|
|
|
|
|
* gencode.c, interp.c: Snapshot current simulator code.
|
|
|
|
|
|
1996-11-26 03:52:08 +08:00
|
|
|
Mon Nov 25 12:46:38 1996 Jeffrey A Law (law@cygnus.com)
|
|
|
|
|
|
|
|
|
|
* Makefile.in, config.in, configure, configure.in: New files.
|
|
|
|
|
* gencode.c, interp.c, mn10300_sim.h, simops.c: New files.
|
|
|
|
|
|
