2019-05-24 01:04:36 +08:00
|
|
|
|
/* DO NOT EDIT! -*- buffer-read-only: t -*- vi:set ro: */
|
|
|
|
|
/* Disassembler interface for targets using CGEN. -*- C -*-
|
|
|
|
|
CGEN: Cpu tools GENerator
|
|
|
|
|
|
|
|
|
|
THIS FILE IS MACHINE GENERATED WITH CGEN.
|
|
|
|
|
- the resultant file is machine generated, cgen-dis.in isn't
|
|
|
|
|
|
2022-01-02 06:30:17 +08:00
|
|
|
|
Copyright (C) 1996-2022 Free Software Foundation, Inc.
|
2019-05-24 01:04:36 +08:00
|
|
|
|
|
|
|
|
|
This file is part of libopcodes.
|
|
|
|
|
|
|
|
|
|
This library is free software; you can redistribute it and/or modify
|
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
|
the Free Software Foundation; either version 3, or (at your option)
|
|
|
|
|
any later version.
|
|
|
|
|
|
|
|
|
|
It is distributed in the hope that it will be useful, but WITHOUT
|
|
|
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
|
|
|
|
or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
|
|
|
|
|
License for more details.
|
|
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
|
along with this program; if not, write to the Free Software Foundation, Inc.,
|
|
|
|
|
51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA. */
|
|
|
|
|
|
|
|
|
|
/* ??? Eventually more and more of this stuff can go to cpu-independent files.
|
|
|
|
|
Keep that in mind. */
|
|
|
|
|
|
|
|
|
|
#include "sysdep.h"
|
|
|
|
|
#include <stdio.h>
|
|
|
|
|
#include "ansidecl.h"
|
|
|
|
|
#include "disassemble.h"
|
|
|
|
|
#include "bfd.h"
|
|
|
|
|
#include "symcat.h"
|
|
|
|
|
#include "libiberty.h"
|
|
|
|
|
#include "bpf-desc.h"
|
|
|
|
|
#include "bpf-opc.h"
|
|
|
|
|
#include "opintl.h"
|
|
|
|
|
|
|
|
|
|
/* Default text to print if an instruction isn't recognized. */
|
|
|
|
|
#define UNKNOWN_INSN_MSG _("*unknown*")
|
|
|
|
|
|
|
|
|
|
static void print_normal
|
|
|
|
|
(CGEN_CPU_DESC, void *, long, unsigned int, bfd_vma, int);
|
|
|
|
|
static void print_address
|
|
|
|
|
(CGEN_CPU_DESC, void *, bfd_vma, unsigned int, bfd_vma, int) ATTRIBUTE_UNUSED;
|
|
|
|
|
static void print_keyword
|
|
|
|
|
(CGEN_CPU_DESC, void *, CGEN_KEYWORD *, long, unsigned int) ATTRIBUTE_UNUSED;
|
|
|
|
|
static void print_insn_normal
|
|
|
|
|
(CGEN_CPU_DESC, void *, const CGEN_INSN *, CGEN_FIELDS *, bfd_vma, int);
|
|
|
|
|
static int print_insn
|
|
|
|
|
(CGEN_CPU_DESC, bfd_vma, disassemble_info *, bfd_byte *, unsigned);
|
|
|
|
|
static int default_print_insn
|
|
|
|
|
(CGEN_CPU_DESC, bfd_vma, disassemble_info *) ATTRIBUTE_UNUSED;
|
|
|
|
|
static int read_insn
|
|
|
|
|
(CGEN_CPU_DESC, bfd_vma, disassemble_info *, bfd_byte *, int, CGEN_EXTRACT_INFO *,
|
|
|
|
|
unsigned long *);
|
|
|
|
|
|
|
|
|
|
/* -- disassembler routines inserted here. */
|
|
|
|
|
|
|
|
|
|
/* -- dis.c */
|
|
|
|
|
|
|
|
|
|
/* We need to customize the disassembler a bit:
|
|
|
|
|
- Use 8 bytes per line by default.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#define CGEN_PRINT_INSN bpf_print_insn
|
|
|
|
|
|
|
|
|
|
static int
|
|
|
|
|
bpf_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)
|
|
|
|
|
{
|
|
|
|
|
bfd_byte buf[CGEN_MAX_INSN_SIZE];
|
|
|
|
|
int buflen;
|
|
|
|
|
int status;
|
|
|
|
|
|
|
|
|
|
info->bytes_per_chunk = 1;
|
|
|
|
|
info->bytes_per_line = 8;
|
|
|
|
|
|
|
|
|
|
/* Attempt to read the base part of the insn. */
|
|
|
|
|
buflen = cd->base_insn_bitsize / 8;
|
|
|
|
|
status = (*info->read_memory_func) (pc, buf, buflen, info);
|
|
|
|
|
|
|
|
|
|
/* Try again with the minimum part, if min < base. */
|
|
|
|
|
if (status != 0 && (cd->min_insn_bitsize < cd->base_insn_bitsize))
|
|
|
|
|
{
|
|
|
|
|
buflen = cd->min_insn_bitsize / 8;
|
|
|
|
|
status = (*info->read_memory_func) (pc, buf, buflen, info);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (status != 0)
|
|
|
|
|
{
|
|
|
|
|
(*info->memory_error_func) (status, pc, info);
|
|
|
|
|
return -1;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
return print_insn (cd, pc, info, buf, buflen);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Signed immediates should be printed in hexadecimal. */
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
print_immediate (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
|
|
|
|
|
void *dis_info,
|
|
|
|
|
int64_t value,
|
|
|
|
|
unsigned int attrs ATTRIBUTE_UNUSED,
|
|
|
|
|
bfd_vma pc ATTRIBUTE_UNUSED,
|
|
|
|
|
int length ATTRIBUTE_UNUSED)
|
|
|
|
|
{
|
|
|
|
|
disassemble_info *info = (disassemble_info *) dis_info;
|
|
|
|
|
|
|
|
|
|
if (value <= 9)
|
|
|
|
|
(*info->fprintf_func) (info->stream, "%" PRId64, value);
|
|
|
|
|
else
|
|
|
|
|
(*info->fprintf_func) (info->stream, "%#" PRIx64, value);
|
|
|
|
|
|
|
|
|
|
/* This is to avoid -Wunused-function for print_normal. */
|
|
|
|
|
if (0)
|
|
|
|
|
print_normal (cd, dis_info, value, attrs, pc, length);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Endianness bit sizes should be printed in decimal. */
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
print_endsize (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
|
|
|
|
|
void *dis_info,
|
|
|
|
|
unsigned long value,
|
|
|
|
|
unsigned int attrs ATTRIBUTE_UNUSED,
|
|
|
|
|
bfd_vma pc ATTRIBUTE_UNUSED,
|
|
|
|
|
int length ATTRIBUTE_UNUSED)
|
|
|
|
|
{
|
|
|
|
|
disassemble_info *info = (disassemble_info *) dis_info;
|
|
|
|
|
(*info->fprintf_func) (info->stream, "%lu", value);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* -- */
|
|
|
|
|
|
|
|
|
|
void bpf_cgen_print_operand
|
opcodes cgen: remove use of PTR
Note that opcodes is regenerated with cgen commit d1dd5fcc38e reverted,
due to failure of bpf to compile with that patch applied.
.../opcodes/bpf-opc.c:57:11: error: conversion from ‘long unsigned int’ to ‘unsigned int’ changes value from ‘18446744073709486335’ to ‘4294902015’ [-Werror=overflow]
57 | 64, 64, 0xffffffffffff00ff, { { F (F_IMM32) }, { F (F_OFFSET16) }, { F (F_SRCLE) }, { F (F_OP_CODE) }, { F (F_DSTLE) }, { F (F_OP_SRC) }, { F (F_OP_CLASS) }, { 0 } }
plus other similar errors.
cpu/
* mep.opc (print_tpreg, print_spreg): Delete unnecessary
forward declarations. Replace PTR with void *.
* mt.opc (print_dollarhex, print_pcrel): Delete forward decls.
opcodes/
* bpf-desc.c, * bpf-dis.c, * cris-desc.c,
* epiphany-desc.c, * epiphany-dis.c,
* fr30-desc.c, * fr30-dis.c, * frv-desc.c, * frv-dis.c,
* ip2k-desc.c, * ip2k-dis.c, * iq2000-desc.c, * iq2000-dis.c,
* lm32-desc.c, * lm32-dis.c, * m32c-desc.c, * m32c-dis.c,
* m32r-desc.c, * m32r-dis.c, * mep-desc.c, * mep-dis.c,
* mt-desc.c, * mt-dis.c, * or1k-desc.c, * or1k-dis.c,
* xc16x-desc.c, * xc16x-dis.c,
* xstormy16-desc.c, * xstormy16-dis.c: Regenerate.
2022-05-10 07:22:07 +08:00
|
|
|
|
(CGEN_CPU_DESC, int, void *, CGEN_FIELDS *, void const *, bfd_vma, int);
|
2019-05-24 01:04:36 +08:00
|
|
|
|
|
|
|
|
|
/* Main entry point for printing operands.
|
|
|
|
|
XINFO is a `void *' and not a `disassemble_info *' to not put a requirement
|
|
|
|
|
of dis-asm.h on cgen.h.
|
|
|
|
|
|
|
|
|
|
This function is basically just a big switch statement. Earlier versions
|
|
|
|
|
used tables to look up the function to use, but
|
|
|
|
|
- if the table contains both assembler and disassembler functions then
|
|
|
|
|
the disassembler contains much of the assembler and vice-versa,
|
|
|
|
|
- there's a lot of inlining possibilities as things grow,
|
|
|
|
|
- using a switch statement avoids the function call overhead.
|
|
|
|
|
|
|
|
|
|
This function could be moved into `print_insn_normal', but keeping it
|
|
|
|
|
separate makes clear the interface between `print_insn_normal' and each of
|
|
|
|
|
the handlers. */
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
bpf_cgen_print_operand (CGEN_CPU_DESC cd,
|
|
|
|
|
int opindex,
|
|
|
|
|
void * xinfo,
|
|
|
|
|
CGEN_FIELDS *fields,
|
|
|
|
|
void const *attrs ATTRIBUTE_UNUSED,
|
|
|
|
|
bfd_vma pc,
|
|
|
|
|
int length)
|
|
|
|
|
{
|
|
|
|
|
disassemble_info *info = (disassemble_info *) xinfo;
|
|
|
|
|
|
|
|
|
|
switch (opindex)
|
|
|
|
|
{
|
|
|
|
|
case BPF_OPERAND_DISP16 :
|
|
|
|
|
print_normal (cd, info, fields->f_offset16, 0|(1<<CGEN_OPERAND_SIGNED)|(1<<CGEN_OPERAND_PCREL_ADDR), pc, length);
|
|
|
|
|
break;
|
|
|
|
|
case BPF_OPERAND_DISP32 :
|
|
|
|
|
print_normal (cd, info, fields->f_imm32, 0|(1<<CGEN_OPERAND_SIGNED)|(1<<CGEN_OPERAND_PCREL_ADDR), pc, length);
|
|
|
|
|
break;
|
|
|
|
|
case BPF_OPERAND_DSTBE :
|
|
|
|
|
print_keyword (cd, info, & bpf_cgen_opval_h_gpr, fields->f_dstbe, 0);
|
|
|
|
|
break;
|
|
|
|
|
case BPF_OPERAND_DSTLE :
|
|
|
|
|
print_keyword (cd, info, & bpf_cgen_opval_h_gpr, fields->f_dstle, 0);
|
|
|
|
|
break;
|
|
|
|
|
case BPF_OPERAND_ENDSIZE :
|
|
|
|
|
print_endsize (cd, info, fields->f_imm32, 0, pc, length);
|
|
|
|
|
break;
|
|
|
|
|
case BPF_OPERAND_IMM32 :
|
|
|
|
|
print_immediate (cd, info, fields->f_imm32, 0|(1<<CGEN_OPERAND_SIGNED), pc, length);
|
|
|
|
|
break;
|
|
|
|
|
case BPF_OPERAND_IMM64 :
|
|
|
|
|
print_immediate (cd, info, fields->f_imm64, 0|(1<<CGEN_OPERAND_SIGNED)|(1<<CGEN_OPERAND_VIRTUAL), pc, length);
|
|
|
|
|
break;
|
|
|
|
|
case BPF_OPERAND_OFFSET16 :
|
|
|
|
|
print_immediate (cd, info, fields->f_offset16, 0|(1<<CGEN_OPERAND_SIGNED), pc, length);
|
|
|
|
|
break;
|
|
|
|
|
case BPF_OPERAND_SRCBE :
|
|
|
|
|
print_keyword (cd, info, & bpf_cgen_opval_h_gpr, fields->f_srcbe, 0);
|
|
|
|
|
break;
|
|
|
|
|
case BPF_OPERAND_SRCLE :
|
|
|
|
|
print_keyword (cd, info, & bpf_cgen_opval_h_gpr, fields->f_srcle, 0);
|
|
|
|
|
break;
|
|
|
|
|
|
|
|
|
|
default :
|
|
|
|
|
/* xgettext:c-format */
|
|
|
|
|
opcodes_error_handler
|
|
|
|
|
(_("internal error: unrecognized field %d while printing insn"),
|
|
|
|
|
opindex);
|
|
|
|
|
abort ();
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
cgen_print_fn * const bpf_cgen_print_handlers[] =
|
|
|
|
|
{
|
|
|
|
|
print_insn_normal,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
void
|
|
|
|
|
bpf_cgen_init_dis (CGEN_CPU_DESC cd)
|
|
|
|
|
{
|
|
|
|
|
bpf_cgen_init_opcode_table (cd);
|
|
|
|
|
bpf_cgen_init_ibld_table (cd);
|
|
|
|
|
cd->print_handlers = & bpf_cgen_print_handlers[0];
|
|
|
|
|
cd->print_operand = bpf_cgen_print_operand;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Default print handler. */
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
print_normal (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
|
|
|
|
|
void *dis_info,
|
|
|
|
|
long value,
|
|
|
|
|
unsigned int attrs,
|
|
|
|
|
bfd_vma pc ATTRIBUTE_UNUSED,
|
|
|
|
|
int length ATTRIBUTE_UNUSED)
|
|
|
|
|
{
|
|
|
|
|
disassemble_info *info = (disassemble_info *) dis_info;
|
|
|
|
|
|
|
|
|
|
/* Print the operand as directed by the attributes. */
|
|
|
|
|
if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_SEM_ONLY))
|
|
|
|
|
; /* nothing to do */
|
|
|
|
|
else if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_SIGNED))
|
|
|
|
|
(*info->fprintf_func) (info->stream, "%ld", value);
|
|
|
|
|
else
|
|
|
|
|
(*info->fprintf_func) (info->stream, "0x%lx", value);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Default address handler. */
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
print_address (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
|
|
|
|
|
void *dis_info,
|
|
|
|
|
bfd_vma value,
|
|
|
|
|
unsigned int attrs,
|
|
|
|
|
bfd_vma pc ATTRIBUTE_UNUSED,
|
|
|
|
|
int length ATTRIBUTE_UNUSED)
|
|
|
|
|
{
|
|
|
|
|
disassemble_info *info = (disassemble_info *) dis_info;
|
|
|
|
|
|
|
|
|
|
/* Print the operand as directed by the attributes. */
|
|
|
|
|
if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_SEM_ONLY))
|
|
|
|
|
; /* Nothing to do. */
|
|
|
|
|
else if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_PCREL_ADDR))
|
|
|
|
|
(*info->print_address_func) (value, info);
|
|
|
|
|
else if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_ABS_ADDR))
|
|
|
|
|
(*info->print_address_func) (value, info);
|
|
|
|
|
else if (CGEN_BOOL_ATTR (attrs, CGEN_OPERAND_SIGNED))
|
|
|
|
|
(*info->fprintf_func) (info->stream, "%ld", (long) value);
|
|
|
|
|
else
|
|
|
|
|
(*info->fprintf_func) (info->stream, "0x%lx", (long) value);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Keyword print handler. */
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
print_keyword (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
|
|
|
|
|
void *dis_info,
|
|
|
|
|
CGEN_KEYWORD *keyword_table,
|
|
|
|
|
long value,
|
|
|
|
|
unsigned int attrs ATTRIBUTE_UNUSED)
|
|
|
|
|
{
|
|
|
|
|
disassemble_info *info = (disassemble_info *) dis_info;
|
|
|
|
|
const CGEN_KEYWORD_ENTRY *ke;
|
|
|
|
|
|
|
|
|
|
ke = cgen_keyword_lookup_value (keyword_table, value);
|
|
|
|
|
if (ke != NULL)
|
|
|
|
|
(*info->fprintf_func) (info->stream, "%s", ke->name);
|
|
|
|
|
else
|
|
|
|
|
(*info->fprintf_func) (info->stream, "???");
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Default insn printer.
|
|
|
|
|
|
|
|
|
|
DIS_INFO is defined as `void *' so the disassembler needn't know anything
|
|
|
|
|
about disassemble_info. */
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
print_insn_normal (CGEN_CPU_DESC cd,
|
|
|
|
|
void *dis_info,
|
|
|
|
|
const CGEN_INSN *insn,
|
|
|
|
|
CGEN_FIELDS *fields,
|
|
|
|
|
bfd_vma pc,
|
|
|
|
|
int length)
|
|
|
|
|
{
|
|
|
|
|
const CGEN_SYNTAX *syntax = CGEN_INSN_SYNTAX (insn);
|
|
|
|
|
disassemble_info *info = (disassemble_info *) dis_info;
|
|
|
|
|
const CGEN_SYNTAX_CHAR_TYPE *syn;
|
|
|
|
|
|
|
|
|
|
CGEN_INIT_PRINT (cd);
|
|
|
|
|
|
|
|
|
|
for (syn = CGEN_SYNTAX_STRING (syntax); *syn; ++syn)
|
|
|
|
|
{
|
|
|
|
|
if (CGEN_SYNTAX_MNEMONIC_P (*syn))
|
|
|
|
|
{
|
|
|
|
|
(*info->fprintf_func) (info->stream, "%s", CGEN_INSN_MNEMONIC (insn));
|
|
|
|
|
continue;
|
|
|
|
|
}
|
|
|
|
|
if (CGEN_SYNTAX_CHAR_P (*syn))
|
|
|
|
|
{
|
|
|
|
|
(*info->fprintf_func) (info->stream, "%c", CGEN_SYNTAX_CHAR (*syn));
|
|
|
|
|
continue;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* We have an operand. */
|
|
|
|
|
bpf_cgen_print_operand (cd, CGEN_SYNTAX_FIELD (*syn), info,
|
|
|
|
|
fields, CGEN_INSN_ATTRS (insn), pc, length);
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Subroutine of print_insn. Reads an insn into the given buffers and updates
|
|
|
|
|
the extract info.
|
|
|
|
|
Returns 0 if all is well, non-zero otherwise. */
|
|
|
|
|
|
|
|
|
|
static int
|
|
|
|
|
read_insn (CGEN_CPU_DESC cd ATTRIBUTE_UNUSED,
|
|
|
|
|
bfd_vma pc,
|
|
|
|
|
disassemble_info *info,
|
|
|
|
|
bfd_byte *buf,
|
|
|
|
|
int buflen,
|
|
|
|
|
CGEN_EXTRACT_INFO *ex_info,
|
|
|
|
|
unsigned long *insn_value)
|
|
|
|
|
{
|
|
|
|
|
int status = (*info->read_memory_func) (pc, buf, buflen, info);
|
|
|
|
|
|
|
|
|
|
if (status != 0)
|
|
|
|
|
{
|
|
|
|
|
(*info->memory_error_func) (status, pc, info);
|
|
|
|
|
return -1;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
ex_info->dis_info = info;
|
|
|
|
|
ex_info->valid = (1 << buflen) - 1;
|
|
|
|
|
ex_info->insn_bytes = buf;
|
|
|
|
|
|
|
|
|
|
*insn_value = bfd_get_bits (buf, buflen * 8, info->endian == BFD_ENDIAN_BIG);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Utility to print an insn.
|
|
|
|
|
BUF is the base part of the insn, target byte order, BUFLEN bytes long.
|
|
|
|
|
The result is the size of the insn in bytes or zero for an unknown insn
|
|
|
|
|
or -1 if an error occurs fetching data (memory_error_func will have
|
|
|
|
|
been called). */
|
|
|
|
|
|
|
|
|
|
static int
|
|
|
|
|
print_insn (CGEN_CPU_DESC cd,
|
|
|
|
|
bfd_vma pc,
|
|
|
|
|
disassemble_info *info,
|
|
|
|
|
bfd_byte *buf,
|
|
|
|
|
unsigned int buflen)
|
|
|
|
|
{
|
|
|
|
|
CGEN_INSN_INT insn_value;
|
|
|
|
|
const CGEN_INSN_LIST *insn_list;
|
|
|
|
|
CGEN_EXTRACT_INFO ex_info;
|
|
|
|
|
int basesize;
|
|
|
|
|
|
|
|
|
|
/* Extract base part of instruction, just in case CGEN_DIS_* uses it. */
|
|
|
|
|
basesize = cd->base_insn_bitsize < buflen * 8 ?
|
|
|
|
|
cd->base_insn_bitsize : buflen * 8;
|
opcodes: discriminate endianness and insn-endianness in CGEN ports
The CGEN support code in opcodes accesses instruction contents using a
couple of functions defined in cgen-opc.c: cgen_get_insn_value and
cgen_put_insn_value. These functions use the "instruction endianness"
in the CPU description to order the read/written bytes.
The process of writing an instruction to the object file is:
a) cgen_put_insn_value ;; Writes out the opcodes.
b) ARCH_cgen_insert_operand
insert_normal
insert_1
cgen_put_insn_value ;; Writes out the bytes of the
;; operand.
Likewise, the process of reading an instruction from the object file
is:
a) cgen_get_insn_value ;; Reads the opcodes.
b) ARCH_cgen_extract_operand
extract_normal
extract_1
cgen_get_insn_value ;; Reads in the bytes of the
;; operand.
As can be seen above, cgen_{get,put}_insn_value are used to both
process the instruction opcodes (the constant fields conforming the
base instruction) and also the values of the instruction operands,
such as immediates.
This is problematic for architectures in which the endianness of
instructions is different to the endianness of data. An example is
BPF, where instructions are always encoded big-endian but the data may
be either big or little.
This patch changes the cgen_{get,put}_insn_value functions in order to
get an extra argument with the endianness to use, and adapts the
existin callers to these functions in order to provide cd->endian or
cd->insn_endian, whatever appropriate. Callers like extract_1 and
insert_1 pass cd->endian (since they are reading/writing operand
values) while callers reading/writing the base instruction pass
cd->insn_endian instead.
A few little adjustments have been needed in some existing CGEN based
ports:
* The BPF assembler uses cgen_put_insn_value. It has been adapted to
pass the new endian argument.
* The mep port has code in mep.opc that uses cgen_{get,put}_insn_value.
It has been adapted to pass the new endianargument. Ditto for a
call in the assembler.
Tested with --enable-targets=all.
Regested in all supported targets.
No regressions.
include/ChangeLog:
2020-06-04 Jose E. Marchesi <jose.marchesi@oracle.com>
* opcode/cgen.h: Get an `endian' argument in both
cgen_get_insn_value and cgen_put_insn_value.
opcodes/ChangeLog:
2020-06-04 Jose E. Marchesi <jose.marchesi@oracle.com>
* cgen-opc.c (cgen_get_insn_value): Get an `endian' argument.
(cgen_put_insn_value): Likewise.
(cgen_lookup_insn): Pass endianness to cgen_{get,put}_insn_value.
* cgen-dis.in (print_insn): Likewise.
* cgen-ibld.in (insert_1): Likewise.
(insert_1): Likewise.
(insert_insn_normal): Likewise.
(extract_1): Likewise.
* bpf-dis.c: Regenerate.
* bpf-ibld.c: Likewise.
* bpf-ibld.c: Likewise.
* cgen-dis.in: Likewise.
* cgen-ibld.in: Likewise.
* cgen-opc.c: Likewise.
* epiphany-dis.c: Likewise.
* epiphany-ibld.c: Likewise.
* fr30-dis.c: Likewise.
* fr30-ibld.c: Likewise.
* frv-dis.c: Likewise.
* frv-ibld.c: Likewise.
* ip2k-dis.c: Likewise.
* ip2k-ibld.c: Likewise.
* iq2000-dis.c: Likewise.
* iq2000-ibld.c: Likewise.
* lm32-dis.c: Likewise.
* lm32-ibld.c: Likewise.
* m32c-dis.c: Likewise.
* m32c-ibld.c: Likewise.
* m32r-dis.c: Likewise.
* m32r-ibld.c: Likewise.
* mep-dis.c: Likewise.
* mep-ibld.c: Likewise.
* mt-dis.c: Likewise.
* mt-ibld.c: Likewise.
* or1k-dis.c: Likewise.
* or1k-ibld.c: Likewise.
* xc16x-dis.c: Likewise.
* xc16x-ibld.c: Likewise.
* xstormy16-dis.c: Likewise.
* xstormy16-ibld.c: Likewise.
gas/ChangeLog:
2020-06-04 Jose E. Marchesi <jose.marchesi@oracle.com>
* cgen.c (gas_cgen_finish_insn): Pass the endianness to
cgen_put_insn_value.
(gas_cgen_md_apply_fix): Likewise.
(gas_cgen_md_apply_fix): Likewise.
* config/tc-bpf.c (md_apply_fix): Pass data endianness to
cgen_put_insn_value.
* config/tc-mep.c (mep_check_ivc2_scheduling): Pass endianness to
cgen_put_insn_value.
cpu/ChangeLog:
2020-06-02 Jose E. Marchesi <jose.marchesi@oracle.com>
* mep.opc (print_slot_insn): Pass the insn endianness to
cgen_get_insn_value.
2020-06-04 22:15:53 +08:00
|
|
|
|
insn_value = cgen_get_insn_value (cd, buf, basesize, cd->insn_endian);
|
2019-05-24 01:04:36 +08:00
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Fill in ex_info fields like read_insn would. Don't actually call
|
|
|
|
|
read_insn, since the incoming buffer is already read (and possibly
|
|
|
|
|
modified a la m32r). */
|
|
|
|
|
ex_info.valid = (1 << buflen) - 1;
|
|
|
|
|
ex_info.dis_info = info;
|
|
|
|
|
ex_info.insn_bytes = buf;
|
|
|
|
|
|
|
|
|
|
/* The instructions are stored in hash lists.
|
|
|
|
|
Pick the first one and keep trying until we find the right one. */
|
|
|
|
|
|
|
|
|
|
insn_list = CGEN_DIS_LOOKUP_INSN (cd, (char *) buf, insn_value);
|
|
|
|
|
while (insn_list != NULL)
|
|
|
|
|
{
|
|
|
|
|
const CGEN_INSN *insn = insn_list->insn;
|
|
|
|
|
CGEN_FIELDS fields;
|
|
|
|
|
int length;
|
|
|
|
|
unsigned long insn_value_cropped;
|
|
|
|
|
|
|
|
|
|
#ifdef CGEN_VALIDATE_INSN_SUPPORTED
|
|
|
|
|
/* Not needed as insn shouldn't be in hash lists if not supported. */
|
|
|
|
|
/* Supported by this cpu? */
|
|
|
|
|
if (! bpf_cgen_insn_supported (cd, insn))
|
|
|
|
|
{
|
|
|
|
|
insn_list = CGEN_DIS_NEXT_INSN (insn_list);
|
|
|
|
|
continue;
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* Basic bit mask must be correct. */
|
|
|
|
|
/* ??? May wish to allow target to defer this check until the extract
|
|
|
|
|
handler. */
|
|
|
|
|
|
|
|
|
|
/* Base size may exceed this instruction's size. Extract the
|
|
|
|
|
relevant part from the buffer. */
|
|
|
|
|
if ((unsigned) (CGEN_INSN_BITSIZE (insn) / 8) < buflen &&
|
|
|
|
|
(unsigned) (CGEN_INSN_BITSIZE (insn) / 8) <= sizeof (unsigned long))
|
|
|
|
|
insn_value_cropped = bfd_get_bits (buf, CGEN_INSN_BITSIZE (insn),
|
|
|
|
|
info->endian == BFD_ENDIAN_BIG);
|
|
|
|
|
else
|
|
|
|
|
insn_value_cropped = insn_value;
|
|
|
|
|
|
|
|
|
|
if ((insn_value_cropped & CGEN_INSN_BASE_MASK (insn))
|
|
|
|
|
== CGEN_INSN_BASE_VALUE (insn))
|
|
|
|
|
{
|
|
|
|
|
/* Printing is handled in two passes. The first pass parses the
|
|
|
|
|
machine insn and extracts the fields. The second pass prints
|
|
|
|
|
them. */
|
|
|
|
|
|
|
|
|
|
/* Make sure the entire insn is loaded into insn_value, if it
|
|
|
|
|
can fit. */
|
|
|
|
|
if (((unsigned) CGEN_INSN_BITSIZE (insn) > cd->base_insn_bitsize) &&
|
|
|
|
|
(unsigned) (CGEN_INSN_BITSIZE (insn) / 8) <= sizeof (unsigned long))
|
|
|
|
|
{
|
|
|
|
|
unsigned long full_insn_value;
|
|
|
|
|
int rc = read_insn (cd, pc, info, buf,
|
|
|
|
|
CGEN_INSN_BITSIZE (insn) / 8,
|
|
|
|
|
& ex_info, & full_insn_value);
|
|
|
|
|
if (rc != 0)
|
|
|
|
|
return rc;
|
|
|
|
|
length = CGEN_EXTRACT_FN (cd, insn)
|
|
|
|
|
(cd, insn, &ex_info, full_insn_value, &fields, pc);
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
length = CGEN_EXTRACT_FN (cd, insn)
|
|
|
|
|
(cd, insn, &ex_info, insn_value_cropped, &fields, pc);
|
|
|
|
|
|
|
|
|
|
/* Length < 0 -> error. */
|
|
|
|
|
if (length < 0)
|
|
|
|
|
return length;
|
|
|
|
|
if (length > 0)
|
|
|
|
|
{
|
|
|
|
|
CGEN_PRINT_FN (cd, insn) (cd, info, insn, &fields, pc, length);
|
|
|
|
|
/* Length is in bits, result is in bytes. */
|
|
|
|
|
return length / 8;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
insn_list = CGEN_DIS_NEXT_INSN (insn_list);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Default value for CGEN_PRINT_INSN.
|
|
|
|
|
The result is the size of the insn in bytes or zero for an unknown insn
|
|
|
|
|
or -1 if an error occured fetching bytes. */
|
|
|
|
|
|
|
|
|
|
#ifndef CGEN_PRINT_INSN
|
|
|
|
|
#define CGEN_PRINT_INSN default_print_insn
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
static int
|
|
|
|
|
default_print_insn (CGEN_CPU_DESC cd, bfd_vma pc, disassemble_info *info)
|
|
|
|
|
{
|
|
|
|
|
bfd_byte buf[CGEN_MAX_INSN_SIZE];
|
|
|
|
|
int buflen;
|
|
|
|
|
int status;
|
|
|
|
|
|
|
|
|
|
/* Attempt to read the base part of the insn. */
|
|
|
|
|
buflen = cd->base_insn_bitsize / 8;
|
|
|
|
|
status = (*info->read_memory_func) (pc, buf, buflen, info);
|
|
|
|
|
|
|
|
|
|
/* Try again with the minimum part, if min < base. */
|
|
|
|
|
if (status != 0 && (cd->min_insn_bitsize < cd->base_insn_bitsize))
|
|
|
|
|
{
|
|
|
|
|
buflen = cd->min_insn_bitsize / 8;
|
|
|
|
|
status = (*info->read_memory_func) (pc, buf, buflen, info);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
if (status != 0)
|
|
|
|
|
{
|
|
|
|
|
(*info->memory_error_func) (status, pc, info);
|
|
|
|
|
return -1;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
return print_insn (cd, pc, info, buf, buflen);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Main entry point.
|
|
|
|
|
Print one instruction from PC on INFO->STREAM.
|
|
|
|
|
Return the size of the instruction (in bytes). */
|
|
|
|
|
|
|
|
|
|
typedef struct cpu_desc_list
|
|
|
|
|
{
|
|
|
|
|
struct cpu_desc_list *next;
|
|
|
|
|
CGEN_BITSET *isa;
|
|
|
|
|
int mach;
|
|
|
|
|
int endian;
|
2020-06-04 22:14:41 +08:00
|
|
|
|
int insn_endian;
|
2019-05-24 01:04:36 +08:00
|
|
|
|
CGEN_CPU_DESC cd;
|
|
|
|
|
} cpu_desc_list;
|
|
|
|
|
|
|
|
|
|
int
|
|
|
|
|
print_insn_bpf (bfd_vma pc, disassemble_info *info)
|
|
|
|
|
{
|
|
|
|
|
static cpu_desc_list *cd_list = 0;
|
|
|
|
|
cpu_desc_list *cl = 0;
|
|
|
|
|
static CGEN_CPU_DESC cd = 0;
|
|
|
|
|
static CGEN_BITSET *prev_isa;
|
|
|
|
|
static int prev_mach;
|
|
|
|
|
static int prev_endian;
|
2020-06-04 22:14:41 +08:00
|
|
|
|
static int prev_insn_endian;
|
2019-05-24 01:04:36 +08:00
|
|
|
|
int length;
|
|
|
|
|
CGEN_BITSET *isa;
|
|
|
|
|
int mach;
|
|
|
|
|
int endian = (info->endian == BFD_ENDIAN_BIG
|
|
|
|
|
? CGEN_ENDIAN_BIG
|
|
|
|
|
: CGEN_ENDIAN_LITTLE);
|
2020-06-04 22:14:41 +08:00
|
|
|
|
int insn_endian = (info->endian_code == BFD_ENDIAN_BIG
|
|
|
|
|
? CGEN_ENDIAN_BIG
|
|
|
|
|
: CGEN_ENDIAN_LITTLE);
|
2019-05-24 01:04:36 +08:00
|
|
|
|
enum bfd_architecture arch;
|
|
|
|
|
|
|
|
|
|
/* ??? gdb will set mach but leave the architecture as "unknown" */
|
|
|
|
|
#ifndef CGEN_BFD_ARCH
|
|
|
|
|
#define CGEN_BFD_ARCH bfd_arch_bpf
|
|
|
|
|
#endif
|
|
|
|
|
arch = info->arch;
|
|
|
|
|
if (arch == bfd_arch_unknown)
|
|
|
|
|
arch = CGEN_BFD_ARCH;
|
|
|
|
|
|
|
|
|
|
/* There's no standard way to compute the machine or isa number
|
|
|
|
|
so we leave it to the target. */
|
|
|
|
|
#ifdef CGEN_COMPUTE_MACH
|
|
|
|
|
mach = CGEN_COMPUTE_MACH (info);
|
|
|
|
|
#else
|
|
|
|
|
mach = info->mach;
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#ifdef CGEN_COMPUTE_ISA
|
|
|
|
|
{
|
|
|
|
|
static CGEN_BITSET *permanent_isa;
|
|
|
|
|
|
|
|
|
|
if (!permanent_isa)
|
|
|
|
|
permanent_isa = cgen_bitset_create (MAX_ISAS);
|
|
|
|
|
isa = permanent_isa;
|
|
|
|
|
cgen_bitset_clear (isa);
|
|
|
|
|
cgen_bitset_add (isa, CGEN_COMPUTE_ISA (info));
|
|
|
|
|
}
|
|
|
|
|
#else
|
2019-12-09 20:16:26 +08:00
|
|
|
|
isa = info->private_data;
|
2019-05-24 01:04:36 +08:00
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/* If we've switched cpu's, try to find a handle we've used before */
|
|
|
|
|
if (cd
|
|
|
|
|
&& (cgen_bitset_compare (isa, prev_isa) != 0
|
|
|
|
|
|| mach != prev_mach
|
|
|
|
|
|| endian != prev_endian))
|
|
|
|
|
{
|
|
|
|
|
cd = 0;
|
|
|
|
|
for (cl = cd_list; cl; cl = cl->next)
|
|
|
|
|
{
|
|
|
|
|
if (cgen_bitset_compare (cl->isa, isa) == 0 &&
|
|
|
|
|
cl->mach == mach &&
|
|
|
|
|
cl->endian == endian)
|
|
|
|
|
{
|
|
|
|
|
cd = cl->cd;
|
|
|
|
|
prev_isa = cd->isas;
|
|
|
|
|
break;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* If we haven't initialized yet, initialize the opcode table. */
|
|
|
|
|
if (! cd)
|
|
|
|
|
{
|
|
|
|
|
const bfd_arch_info_type *arch_type = bfd_lookup_arch (arch, mach);
|
|
|
|
|
const char *mach_name;
|
|
|
|
|
|
|
|
|
|
if (!arch_type)
|
|
|
|
|
abort ();
|
|
|
|
|
mach_name = arch_type->printable_name;
|
|
|
|
|
|
|
|
|
|
prev_isa = cgen_bitset_copy (isa);
|
|
|
|
|
prev_mach = mach;
|
|
|
|
|
prev_endian = endian;
|
2020-06-04 22:14:41 +08:00
|
|
|
|
prev_insn_endian = insn_endian;
|
2019-05-24 01:04:36 +08:00
|
|
|
|
cd = bpf_cgen_cpu_open (CGEN_CPU_OPEN_ISAS, prev_isa,
|
|
|
|
|
CGEN_CPU_OPEN_BFDMACH, mach_name,
|
|
|
|
|
CGEN_CPU_OPEN_ENDIAN, prev_endian,
|
2020-06-04 22:14:41 +08:00
|
|
|
|
CGEN_CPU_OPEN_INSN_ENDIAN, prev_insn_endian,
|
2019-05-24 01:04:36 +08:00
|
|
|
|
CGEN_CPU_OPEN_END);
|
|
|
|
|
if (!cd)
|
|
|
|
|
abort ();
|
|
|
|
|
|
|
|
|
|
/* Save this away for future reference. */
|
|
|
|
|
cl = xmalloc (sizeof (struct cpu_desc_list));
|
|
|
|
|
cl->cd = cd;
|
|
|
|
|
cl->isa = prev_isa;
|
|
|
|
|
cl->mach = mach;
|
|
|
|
|
cl->endian = endian;
|
|
|
|
|
cl->next = cd_list;
|
|
|
|
|
cd_list = cl;
|
|
|
|
|
|
|
|
|
|
bpf_cgen_init_dis (cd);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* We try to have as much common code as possible.
|
|
|
|
|
But at this point some targets need to take over. */
|
|
|
|
|
/* ??? Some targets may need a hook elsewhere. Try to avoid this,
|
|
|
|
|
but if not possible try to move this hook elsewhere rather than
|
|
|
|
|
have two hooks. */
|
|
|
|
|
length = CGEN_PRINT_INSN (cd, pc, info);
|
|
|
|
|
if (length > 0)
|
|
|
|
|
return length;
|
|
|
|
|
if (length < 0)
|
|
|
|
|
return -1;
|
|
|
|
|
|
|
|
|
|
(*info->fprintf_func) (info->stream, UNKNOWN_INSN_MSG);
|
|
|
|
|
return cd->default_insn_bitsize / 8;
|
|
|
|
|
}
|