Power10 stub selection
This patch better supports mixing of power10 and non-power10 code,
as might be seen in a cpu-optimized library using ifuncs to select
functions optimized for a given cpu. Using -Wl,--no-power10-stubs
isn't that good in this situation since non-power10 notoc stubs are
slower and larger than the power10 variants, which you'd like to use
on power10 code paths.
With this change, power10 pc-relative code that makes calls marked
@notoc uses power10 stubs if stubs are necessary, and other calls use
non-power10 instructions in stubs. This will mean that if gcc is
generating code for -mcpu=power10 but with pc-rel disabled then you'll
get the older stubs even on power10 (unless you force with
-Wl,--power10-stubs). That shouldn't be too big a problem: stubs that
use r2 are reasonable. It's just the ones that set up addressing
using "mflr 12; bcl 20,31,.+4; mflr 11; mtlr 12" that should be
avoided if possible.
bfd/
* elf64-ppc.c (struct ppc_link_hash_table): Add has_power10_relocs.
(select_alt_stub): New function.
(ppc_get_stub_entry): Use it here.
(ppc64_elf_check_relocs): Set had_power10_relocs rather than
power10_stubs.
(ppc64_elf_size_stubs): Clear power10_stubs here instead. Don't
merge notoc stubs with other varieties when power10_stubs is "auto".
Instead dup the stub hash table entry.
(plt_stub_size, ppc_build_one_stub, ppc_size_one_stub): Adjust
tests of power10_stubs.
ld/
* emultempl/ppc64elf.em (power10-stubs): Accept optional "auto" arg.
* ld.texi (power10-stubs): Update.
* testsuite/ld-powerpc/callstub-1.d: Force --power10-stubs.
* testsuite/ld-powerpc/callstub-2.d: Relax branch offset comparison.
* testsuite/ld-powerpc/callstub-4.d: New test.
* testsuite/ld-powerpc/notoc.d: Force --no-power10-stubs.
* testsuite/ld-powerpc/notoc3.d,
* testsuite/ld-powerpc/notoc3.s,
* testsuite/ld-powerpc/notoc3.wf: New test.
* testsuite/ld-powerpc/powerpc.exp: Run new tests. Pass
--no-power10-stubs for notoc link.
2020-07-17 15:17:28 +08:00
|
|
|
#as: -a64 -mpower10
|
|
|
|
|
#ld: --no-plt-localentry -T ext.lnk
|
|
|
|
|
#objdump: -d
|
|
|
|
|
#target: powerpc64*-*-*
|
|
|
|
|
|
|
|
|
|
.*
|
|
|
|
|
|
|
|
|
|
Disassembly of section \.text:
|
|
|
|
|
|
|
|
|
|
.* <.*\.long_branch\.f1>:
|
|
|
|
|
.*: (18 00 41 f8|f8 41 00 18) std r2,24\(r1\)
|
|
|
|
|
.*: (.. .. 00 48|48 00 .. ..) b .* <f1>
|
|
|
|
|
|
|
|
|
|
.* <.*\.long_branch\.g1>:
|
|
|
|
|
.*: (18 00 41 f8|f8 41 00 18) std r2,24\(r1\)
|
|
|
|
|
.*: (.. .. 00 48|48 00 .. ..) b .* <g1>
|
2022-06-27 16:47:18 +08:00
|
|
|
#...
|
Power10 stub selection
This patch better supports mixing of power10 and non-power10 code,
as might be seen in a cpu-optimized library using ifuncs to select
functions optimized for a given cpu. Using -Wl,--no-power10-stubs
isn't that good in this situation since non-power10 notoc stubs are
slower and larger than the power10 variants, which you'd like to use
on power10 code paths.
With this change, power10 pc-relative code that makes calls marked
@notoc uses power10 stubs if stubs are necessary, and other calls use
non-power10 instructions in stubs. This will mean that if gcc is
generating code for -mcpu=power10 but with pc-rel disabled then you'll
get the older stubs even on power10 (unless you force with
-Wl,--power10-stubs). That shouldn't be too big a problem: stubs that
use r2 are reasonable. It's just the ones that set up addressing
using "mflr 12; bcl 20,31,.+4; mflr 11; mtlr 12" that should be
avoided if possible.
bfd/
* elf64-ppc.c (struct ppc_link_hash_table): Add has_power10_relocs.
(select_alt_stub): New function.
(ppc_get_stub_entry): Use it here.
(ppc64_elf_check_relocs): Set had_power10_relocs rather than
power10_stubs.
(ppc64_elf_size_stubs): Clear power10_stubs here instead. Don't
merge notoc stubs with other varieties when power10_stubs is "auto".
Instead dup the stub hash table entry.
(plt_stub_size, ppc_build_one_stub, ppc_size_one_stub): Adjust
tests of power10_stubs.
ld/
* emultempl/ppc64elf.em (power10-stubs): Accept optional "auto" arg.
* ld.texi (power10-stubs): Update.
* testsuite/ld-powerpc/callstub-1.d: Force --power10-stubs.
* testsuite/ld-powerpc/callstub-2.d: Relax branch offset comparison.
* testsuite/ld-powerpc/callstub-4.d: New test.
* testsuite/ld-powerpc/notoc.d: Force --no-power10-stubs.
* testsuite/ld-powerpc/notoc3.d,
* testsuite/ld-powerpc/notoc3.s,
* testsuite/ld-powerpc/notoc3.wf: New test.
* testsuite/ld-powerpc/powerpc.exp: Run new tests. Pass
--no-power10-stubs for notoc link.
2020-07-17 15:17:28 +08:00
|
|
|
.* <.*\.plt_branch\.ext>:
|
|
|
|
|
.*: (00 20 60 3d|3d 60 20 00) lis r11,8192
|
|
|
|
|
.*: (00 00 6b 61|61 6b 00 00) ori r11,r11,0
|
2022-06-27 16:47:18 +08:00
|
|
|
.*: (ff ef 13 06|06 13 ef ff) pla r12,-268435752 # 0
|
|
|
|
|
.*: (d8 fe 80 39|39 80 fe d8)
|
PowerPC64 extended instructions in powerpc_macros
The extended instructions implemented in powerpc_macros aren't used by
the disassembler. That means instructions like "sldi r3,r3,2" appear
in disassembly as "rldicr r3,r3,2,61", which is annoying since many
other extended instructions are shown.
Note that some of the instructions moved out of the macro table to the
opcode table won't appear in disassembly, because they are aliases
rather than a subset of the underlying raw instruction. If enabled,
rotrdi, extrdi, extldi, clrlsldi, and insrdi would replace all
occurrences of rotldi, rldicl, rldicr, rldic and rldimi. (Or many
occurrences in the case of clrlsldi if n <= b was added to the extract
functions.)
The patch also fixes a small bug in opcode sanity checking.
include/
* opcode/ppc.h (PPC_OPSHIFT_SH6): Define.
opcodes/
* ppc-opc.c (insert_erdn, extract_erdn, insert_eldn, extract_eldn),
(insert_crdn, extract_crdn, insert_rrdn, extract_rrdn),
(insert_sldn, extract_sldn, insert_srdn, extract_srdn),
(insert_erdb, extract_erdb, insert_csldn, extract_csldb),
(insert_irdb, extract_irdn): New functions.
(ELDn, ERDn, ERDn, RRDn, SRDn, ERDb, CSLDn, CSLDb, IRDn, IRDb):
Define and add associated powerpc_operands entries.
(powerpc_opcodes): Add "rotrdi", "srdi", "extrdi", "clrrdi",
"sldi", "extldi", "clrlsldi", "insrdi" and corresponding record
(ie. dot suffix) forms.
(powerpc_macros): Delete same from here.
gas/
* config/tc-ppc.c (insn_validate): Don't modify value passed
to operand->insert for PPC_OPERAND_PLUS1 when calculating mask.
Handle PPC_OPSHIFT_SH6.
* testsuite/gas/ppc/prefix-reloc.d: Update.
* testsuite/gas/ppc/simpshft.d: Update.
ld/
* testsuite/ld-powerpc/elfv2so.d: Update.
* testsuite/ld-powerpc/notoc.d: Update.
* testsuite/ld-powerpc/notoc3.d: Update.
* testsuite/ld-powerpc/tlsdesc2.d: Update.
* testsuite/ld-powerpc/tlsget.d: Update.
* testsuite/ld-powerpc/tlsget2.d: Update.
* testsuite/ld-powerpc/tlsopt5.d: Update.
* testsuite/ld-powerpc/tlsopt6.d: Update.
2022-03-16 07:29:07 +08:00
|
|
|
.*: (46 17 6b 79|79 6b 17 46) sldi r11,r11,34
|
Power10 stub selection
This patch better supports mixing of power10 and non-power10 code,
as might be seen in a cpu-optimized library using ifuncs to select
functions optimized for a given cpu. Using -Wl,--no-power10-stubs
isn't that good in this situation since non-power10 notoc stubs are
slower and larger than the power10 variants, which you'd like to use
on power10 code paths.
With this change, power10 pc-relative code that makes calls marked
@notoc uses power10 stubs if stubs are necessary, and other calls use
non-power10 instructions in stubs. This will mean that if gcc is
generating code for -mcpu=power10 but with pc-rel disabled then you'll
get the older stubs even on power10 (unless you force with
-Wl,--power10-stubs). That shouldn't be too big a problem: stubs that
use r2 are reasonable. It's just the ones that set up addressing
using "mflr 12; bcl 20,31,.+4; mflr 11; mtlr 12" that should be
avoided if possible.
bfd/
* elf64-ppc.c (struct ppc_link_hash_table): Add has_power10_relocs.
(select_alt_stub): New function.
(ppc_get_stub_entry): Use it here.
(ppc64_elf_check_relocs): Set had_power10_relocs rather than
power10_stubs.
(ppc64_elf_size_stubs): Clear power10_stubs here instead. Don't
merge notoc stubs with other varieties when power10_stubs is "auto".
Instead dup the stub hash table entry.
(plt_stub_size, ppc_build_one_stub, ppc_size_one_stub): Adjust
tests of power10_stubs.
ld/
* emultempl/ppc64elf.em (power10-stubs): Accept optional "auto" arg.
* ld.texi (power10-stubs): Update.
* testsuite/ld-powerpc/callstub-1.d: Force --power10-stubs.
* testsuite/ld-powerpc/callstub-2.d: Relax branch offset comparison.
* testsuite/ld-powerpc/callstub-4.d: New test.
* testsuite/ld-powerpc/notoc.d: Force --no-power10-stubs.
* testsuite/ld-powerpc/notoc3.d,
* testsuite/ld-powerpc/notoc3.s,
* testsuite/ld-powerpc/notoc3.wf: New test.
* testsuite/ld-powerpc/powerpc.exp: Run new tests. Pass
--no-power10-stubs for notoc link.
2020-07-17 15:17:28 +08:00
|
|
|
.*: (14 62 8b 7d|7d 8b 62 14) add r12,r11,r12
|
|
|
|
|
.*: (a6 03 89 7d|7d 89 03 a6) mtctr r12
|
|
|
|
|
.*: (20 04 80 4e|4e 80 04 20) bctr
|
|
|
|
|
.*: (00 80 82 e9|e9 82 80 00) ld r12,-32768\(r2\)
|
|
|
|
|
.*: (a6 03 89 7d|7d 89 03 a6) mtctr r12
|
|
|
|
|
.*: (20 04 80 4e|4e 80 04 20) bctr
|
|
|
|
|
|
|
|
|
|
.* <.*\.long_branch\.f2>:
|
|
|
|
|
.*: (00 00 00 60|60 00 00 00) nop
|
2022-06-27 16:47:18 +08:00
|
|
|
.*: (00 00 10 06|06 10 00 00) pla r12,92 # .* <f2>
|
|
|
|
|
.*: (5c 00 80 39|39 80 00 5c)
|
Power10 stub selection
This patch better supports mixing of power10 and non-power10 code,
as might be seen in a cpu-optimized library using ifuncs to select
functions optimized for a given cpu. Using -Wl,--no-power10-stubs
isn't that good in this situation since non-power10 notoc stubs are
slower and larger than the power10 variants, which you'd like to use
on power10 code paths.
With this change, power10 pc-relative code that makes calls marked
@notoc uses power10 stubs if stubs are necessary, and other calls use
non-power10 instructions in stubs. This will mean that if gcc is
generating code for -mcpu=power10 but with pc-rel disabled then you'll
get the older stubs even on power10 (unless you force with
-Wl,--power10-stubs). That shouldn't be too big a problem: stubs that
use r2 are reasonable. It's just the ones that set up addressing
using "mflr 12; bcl 20,31,.+4; mflr 11; mtlr 12" that should be
avoided if possible.
bfd/
* elf64-ppc.c (struct ppc_link_hash_table): Add has_power10_relocs.
(select_alt_stub): New function.
(ppc_get_stub_entry): Use it here.
(ppc64_elf_check_relocs): Set had_power10_relocs rather than
power10_stubs.
(ppc64_elf_size_stubs): Clear power10_stubs here instead. Don't
merge notoc stubs with other varieties when power10_stubs is "auto".
Instead dup the stub hash table entry.
(plt_stub_size, ppc_build_one_stub, ppc_size_one_stub): Adjust
tests of power10_stubs.
ld/
* emultempl/ppc64elf.em (power10-stubs): Accept optional "auto" arg.
* ld.texi (power10-stubs): Update.
* testsuite/ld-powerpc/callstub-1.d: Force --power10-stubs.
* testsuite/ld-powerpc/callstub-2.d: Relax branch offset comparison.
* testsuite/ld-powerpc/callstub-4.d: New test.
* testsuite/ld-powerpc/notoc.d: Force --no-power10-stubs.
* testsuite/ld-powerpc/notoc3.d,
* testsuite/ld-powerpc/notoc3.s,
* testsuite/ld-powerpc/notoc3.wf: New test.
* testsuite/ld-powerpc/powerpc.exp: Run new tests. Pass
--no-power10-stubs for notoc link.
2020-07-17 15:17:28 +08:00
|
|
|
.*: (.. .. 00 48|48 00 .. ..) b .* <f2>
|
|
|
|
|
|
|
|
|
|
.* <.*\.long_branch\.g2>:
|
|
|
|
|
.*: (00 00 00 60|60 00 00 00) nop
|
2022-06-27 16:47:18 +08:00
|
|
|
.*: (00 00 10 06|06 10 00 00) pla r12,128 # .* <g2>
|
|
|
|
|
.*: (80 00 80 39|39 80 00 80)
|
Power10 stub selection
This patch better supports mixing of power10 and non-power10 code,
as might be seen in a cpu-optimized library using ifuncs to select
functions optimized for a given cpu. Using -Wl,--no-power10-stubs
isn't that good in this situation since non-power10 notoc stubs are
slower and larger than the power10 variants, which you'd like to use
on power10 code paths.
With this change, power10 pc-relative code that makes calls marked
@notoc uses power10 stubs if stubs are necessary, and other calls use
non-power10 instructions in stubs. This will mean that if gcc is
generating code for -mcpu=power10 but with pc-rel disabled then you'll
get the older stubs even on power10 (unless you force with
-Wl,--power10-stubs). That shouldn't be too big a problem: stubs that
use r2 are reasonable. It's just the ones that set up addressing
using "mflr 12; bcl 20,31,.+4; mflr 11; mtlr 12" that should be
avoided if possible.
bfd/
* elf64-ppc.c (struct ppc_link_hash_table): Add has_power10_relocs.
(select_alt_stub): New function.
(ppc_get_stub_entry): Use it here.
(ppc64_elf_check_relocs): Set had_power10_relocs rather than
power10_stubs.
(ppc64_elf_size_stubs): Clear power10_stubs here instead. Don't
merge notoc stubs with other varieties when power10_stubs is "auto".
Instead dup the stub hash table entry.
(plt_stub_size, ppc_build_one_stub, ppc_size_one_stub): Adjust
tests of power10_stubs.
ld/
* emultempl/ppc64elf.em (power10-stubs): Accept optional "auto" arg.
* ld.texi (power10-stubs): Update.
* testsuite/ld-powerpc/callstub-1.d: Force --power10-stubs.
* testsuite/ld-powerpc/callstub-2.d: Relax branch offset comparison.
* testsuite/ld-powerpc/callstub-4.d: New test.
* testsuite/ld-powerpc/notoc.d: Force --no-power10-stubs.
* testsuite/ld-powerpc/notoc3.d,
* testsuite/ld-powerpc/notoc3.s,
* testsuite/ld-powerpc/notoc3.wf: New test.
* testsuite/ld-powerpc/powerpc.exp: Run new tests. Pass
--no-power10-stubs for notoc link.
2020-07-17 15:17:28 +08:00
|
|
|
.*: (.. .. 00 48|48 00 .. ..) b .* <g2>
|
|
|
|
|
#...
|
|
|
|
|
.* <f1>:
|
|
|
|
|
.*: (01 00 00 48|48 00 00 01) bl .* <f1>
|
|
|
|
|
.*: (.. .. ff 4b|4b ff .. ..) bl .* <.*\.long_branch\.f2>
|
|
|
|
|
.*: (.. .. 00 48|48 00 .. ..) bl .* <g1>
|
|
|
|
|
.*: (.. .. ff 4b|4b ff .. ..) bl .* <.*\.long_branch\.g2>
|
|
|
|
|
.*: (.. .. ff 4b|4b ff .. ..) bl .* <.*\.plt_branch\.ext>
|
|
|
|
|
.*: (20 00 80 4e|4e 80 00 20) blr
|
|
|
|
|
|
|
|
|
|
.* <g1>:
|
|
|
|
|
.*: (.. .. ff 4b|4b ff .. ..) bl .* <.*\.long_branch\.f2>
|
|
|
|
|
.*: (.. .. ff 4b|4b ff .. ..) bl .* <f1>
|
|
|
|
|
.*: (.. .. ff 4b|4b ff .. ..) bl .* <.*\.long_branch\.g2>
|
|
|
|
|
.*: (.. .. ff 4b|4b ff .. ..) bl .* <g1>
|
|
|
|
|
.*: (20 00 80 4e|4e 80 00 20) blr
|
|
|
|
|
|
|
|
|
|
.* <f2>:
|
|
|
|
|
.*: (02 10 40 3c|3c 40 10 02) lis r2,4098
|
|
|
|
|
.*: (00 90 42 38|38 42 90 00) addi r2,r2,-28672
|
|
|
|
|
.*: (.. .. ff 4b|4b ff .. ..) bl .* <.*\.long_branch\.f1>
|
|
|
|
|
.*: (18 00 41 e8|e8 41 00 18) ld r2,24\(r1\)
|
|
|
|
|
.*: (.. .. ff 4b|4b ff .. ..) bl .* <f2\+0x8>
|
|
|
|
|
.*: (00 00 00 60|60 00 00 00) nop
|
|
|
|
|
.*: (.. .. ff 4b|4b ff .. ..) bl .* <.*\.long_branch\.g1>
|
|
|
|
|
.*: (18 00 41 e8|e8 41 00 18) ld r2,24\(r1\)
|
|
|
|
|
.*: (.. .. 00 48|48 00 .. ..) bl .* <g2\+0x8>
|
|
|
|
|
.*: (00 00 00 60|60 00 00 00) nop
|
|
|
|
|
.*: (.. .. ff 4b|4b ff .. ..) bl .* <.*\.plt_branch\.ext\+0x20>
|
|
|
|
|
.*: (00 00 00 60|60 00 00 00) nop
|
|
|
|
|
.*: (20 00 80 4e|4e 80 00 20) blr
|
|
|
|
|
|
|
|
|
|
.* <g2>:
|
|
|
|
|
.*: (02 10 40 3c|3c 40 10 02) lis r2,4098
|
|
|
|
|
.*: (00 90 42 38|38 42 90 00) addi r2,r2,-28672
|
|
|
|
|
.*: (.. .. ff 4b|4b ff .. ..) bl .* <f2\+0x8>
|
|
|
|
|
.*: (00 00 00 60|60 00 00 00) nop
|
|
|
|
|
.*: (.. .. ff 4b|4b ff .. ..) bl .* <.*\.long_branch\.f1>
|
|
|
|
|
.*: (18 00 41 e8|e8 41 00 18) ld r2,24\(r1\)
|
|
|
|
|
.*: (.. .. ff 4b|4b ff .. ..) bl .* <g2\+0x8>
|
|
|
|
|
.*: (00 00 00 60|60 00 00 00) nop
|
|
|
|
|
.*: (.. .. ff 4b|4b ff .. ..) bl .* <.*\.long_branch\.g1>
|
|
|
|
|
.*: (18 00 41 e8|e8 41 00 18) ld r2,24\(r1\)
|
|
|
|
|
.*: (20 00 80 4e|4e 80 00 20) blr
|
|
|
|
|
|
|
|
|
|
.* <_start>:
|
|
|
|
|
.*: (00 00 00 48|48 00 00 00) b .* <_start>
|
|
|
|
|
#...
|
|
|
|
|
|
|
|
|
|
Disassembly of section \.text\.ext:
|
|
|
|
|
|
|
|
|
|
8000000000000000 <ext>:
|
|
|
|
|
8000000000000000: (02 10 40 3c|3c 40 10 02) lis r2,4098
|
|
|
|
|
8000000000000004: (00 90 42 38|38 42 90 00) addi r2,r2,-28672
|
|
|
|
|
8000000000000008: (00 00 00 60|60 00 00 00) nop
|
|
|
|
|
800000000000000c: (20 00 80 4e|4e 80 00 20) blr
|