mirror/binutils-gdb
2
0
Fork 0
mirror of https://sourceware.org/git/binutils-gdb.git synced 2024-12-09 04:21:49 +08:00
Code Issues Packages Projects Releases Wiki Activity
191a54be54
binutils-gdb/sim/bfin/ChangeLog

539 lines
22 KiB
Plaintext
Raw Normal View History

sim: bfin: use ARRAY_SIZE Rather than hardcode the constant, use ARRAY_SIZE to get it. Should be no functional changes here. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2012-03-19 09:16:25 +08:00
2012-03-18 Mike Frysinger <vapier@gentoo.org>
* dv-bfin_ebiu_amc.c (bfin_ebiu_amc_attach_address_callback): Use
ARRAY_SIZE rather than hardcoded constant.
sim: bfin: drop old linux/mii.h workarounds We had some workarounds for old linux/mii.h headers, but it breaks with newer ones. So tweak the checks a bit to work with newer ones. We'll worry about older systems once someone complains. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2012-03-05 03:56:57 +08:00
2012-02-04 Mike Frysinger <vapier@gentoo.org>
* config.in: Regenerate.
* configure: Likewise.
* configure.ac: Add linux/types.h to AC_CHECK_HEADERS.
* dv-eth_phy.c: Check for HAVE_LINUX_TYPES_H, and delete __u16 and
_LINUX_TYPES_H defines.
sim: bfin: lookup target strings when tracing system calls Parsing target addresses is hard if not generally useless, so use the new cb_get_string function to lookup the associated strings as well. Now the trace output is quickly useful instead of just marginally so. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-12-04 03:05:15 +08:00
2011-12-03 Mike Frysinger <vapier@gentoo.org>
* interp.c (bfin_syscall): Increase _tbuf storage. Declare new local
tstr buffer. Call cb_get_string on tstr when handling CB_SYS_stat64,
CB_SYS_lstat64, CB_SYS_open, CB_SYS_write, CB_SYS_unlink,
CB_SYS_truncate, CB_SYS_rename, CB_SYS_stat, CB_SYS_lstat. Include
tstr in the tbuf output.
sim: generate build dependencies on the fly Lift the code that GDB is using to generate dependencies on the fly and port it over to the sim. Now people shouldn't have to manually maintain these in their Makefile's. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-12-04 02:23:51 +08:00
2011-12-03 Mike Frysinger <vapier@gentoo.org>
* Makefile.in: Delete all dependency rules.
* aclocal.m4, configure: Regenerate.
sim: dv-cfi: check for log2 support in libm when enabled The dv-cfi model uses log2() internally, so make sure we automatically link in libm when required. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-10-20 05:28:27 +08:00
2011-10-19 Mike Frysinger <vapier@gentoo.org>
* configure: Regenerate after common/acinclude.m4 update.
sim: rename common/aclocal.m4 to common/acinclude.m4 Automake likes to dump macros automatically used into the aclocal.m4 file, but the common/aclocal.m4 naming prevents that. So rename it to the more normal "acinclude.m4" so the aclocal tool can work. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-10-18 08:31:00 +08:00
2011-10-17 Mike Frysinger <vapier@gentoo.org>
* configure.ac: Change include to common/acinclude.m4.
* aclocal.m4, configure: Regenerate.
sim: move from common.m4 to SIM_AC_COMMON Now that the sourceware tree generally requires autoconf-2.64, update the sim tree to require that too. This allows us to drop the long standing SIM_AC_COMMON/common.m4 workaround as autoconf 2.64+ seems to work for me. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-10-18 08:17:24 +08:00
2011-10-17 Mike Frysinger <vapier@gentoo.org>
* configure.ac: Change AC_PREREQ to 2.64. Delete AC_CONFIG_HEADER
call. Replace common.m4 include with SIM_AC_COMMON.
* configure: Regenerate.
sim: bfin: use store buffer for VIT_MAX insns The VIT_MAX insns can be used in parallel, so we need to use the store buffer so we don't clobber the output register before we get a chance to do a memory store with it. Reported-by: Kai Iskratsch <kai@stella.at> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-09-29 11:19:47 +08:00
2011-09-28 Mike Frysinger <vapier@gentoo.org>
* bfin-sim.c (decode_dsp32shift_0): Use STORE() for VIT_MAX insns.
sim: start a unified sim_do_command Since sim_do_command for many people simply calls sim_args_command, start a unified version of it. For people who handle their own options, they could switch to this by using sim_add_option_table instead. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-07-06 03:06:38 +08:00
2011-07-05 Mike Frysinger <vapier@gentoo.org>
* interp.c (sim_do_command): Delete.
sim: bfin: implement stat_map for virtual environments (libgloss) The stat syscalls cannot work without a stat map, so declare one that matches libgloss for virtual environments. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-07-02 05:53:03 +08:00
2011-07-01 Mike Frysinger <vapier@gentoo.org>
* interp.c (cb_linux_stat_map_32, cb_linux_stat_map_64): Rename from
stat_map_32 and stat_map_64.
(cb_libgloss_stat_map_32): New stat map.
(stat_map_32, stat_map_64): New stat map pointers.
(bfin_user_init): Assign stat_map_32 to cb_linux_stat_map_32 and
stat_map_64 to cb_linux_stat_map_64.
(bfin_virtual_init): New function.
(sim_create_inferior): Call bfin_virtual_init for all other envs.
sim: bfin: pass up result2/errcode with libgloss syscalls Now that the Blackfin libgloss code extracts the 2nd result and the error code from the R1/R2 registers, have the sim fill them up. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-06-22 12:21:29 +08:00
2011-06-22 Mike Frysinger <vapier@gentoo.org>
* interp.c (bfin_syscall): Delete old comment. Set dreg 1 to
sc.result2 and dreg 2 to sc.errcode.
sim: bfin: set ASTAT AV/AVS when shifting accumulators overflow The LSHIFT/ASHIFT insns that work with accumulators lacked AV/AVS handling in the ASTAT register, so add it to match the hardware. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-06-19 06:03:10 +08:00
2011-06-18 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (decode_dsp32shift_0): Clear ASTAT[AV] if val is 0,
else set it. Set ASTAT[AVS] if val is 0. Do this for LSHIFT and
ASHIFT accumulator insns.
sim: bfin: do not touch ASTAT[V] when shifting accumulators If we're shifting accumulators, we don't want to touch the V bit in ASTAT, so add size checks to the ashiftrt/lshiftrt helpers. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-06-19 05:59:38 +08:00
2011-06-18 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (ashiftrt): If size is 40, do not call SET_ASTATREG.
(lshiftrt): Likewise.
sim: bfin: do not extend accumulator in LSHIFT insns The logical shift insn does not sign extend before shifting, so we shouldn't either. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-06-19 05:58:08 +08:00
2011-06-18 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (decode_dsp32shift_0): Use get_unextended_acc
rather than get_extended_acc in LSHIFT insns.
sim: bfin: tweak saturation handling with TFU/FU modes and MM bit This too should have been squashed into an earlier change. It covers a few more cases in the V/VS saturation patch when working with TFU and FU modes of dsp insns. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-06-19 05:22:50 +08:00
2011-06-18 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (decode_macfunc): Handle MM when mmod is M_TFU.
Check MM once when mmod is M_FU to match M_TFU better.
sim: bfin: handle large shift values with accumulator shift insns When the shift magnitude exceeds 32 bits, the values rotate around (since the hardware is actually a barrel shifter). So handle this edge case, update the corresponding AV bit in ASTAT which was missing previously, and tweak the AZ setting based on how the hardware behaves. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-06-19 04:59:54 +08:00
2011-06-18 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (decode_dsp32shiftimm_0): When shift is greater than
32, perform a left shift. Update the corresponding AV bit. Set
AZ when the low 32bits are also zero.
sim: bfin: handle odd shift values with shift insns The shift magnitude is a 5-bit signed value. When it is between 0 and 15, then we do the requested shift, but when it is outside of that, we have to do the opposite. That means we flip between lshift and ashiftrt to match the hardware. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-06-19 04:59:24 +08:00
2011-06-18 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (decode_dsp32shiftimm_0): With left shift vector insns,
call lshift only when count is positive. Otherwise, call ashiftrt.
With arithmetic right shift insns, call ashiftrt when the value is
small enough, otherwise call lshift.
sim: bfin: fix M_IH saturation size This reverts the previous commit and does it right. This change got lost in the shuffle of patches I have pending. Basically the logic is to change the 32bit saturation (and then masked to 16bits) to a proper 16bit saturation. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-06-19 04:10:57 +08:00
2011-06-18 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (extract_mult): Call saturate_s16 directly when
mmod is M_IH rather than computing the result by hand.
sim: bfin: handle V/VS saturation in dsp mac insns Some saturation cases with dsp mac insns were not setting the V flag. So implement that part and split up the logic between the dual macs. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-06-19 04:04:32 +08:00
2011-06-18 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (decode_macfunc): Add nosat_acc to track acc value
before saturation, set sat when more cases saturate, and set the
overflow bit based on these results. For M_TFU, M_IU, M_FU, and
M_W32, change the max values compared against.
(decode_dsp32mac_0): Delete v_i and add v_0 and v_1. Pass v_1
when processing MAC1 and pass v_0 when processing MAC0. Combine
the results into the V/VS ASTAT bits.
sim: bfin: handle the MM flag in M_IU/M_TFU modes with dsp insns Our handling of the M_IU/M_TFU modes are missing signed saturation when the MM flag is set, so add it to match the hardware behavior. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-06-19 03:44:14 +08:00
2011-06-18 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (extract_mult): Call saturate_s32 when MM is set
and mmod is M_IU. Call saturate_s16 when MM is set and mmod
is M_TFU.
sim: bfin: fix sign extension in dsp insns with MM flag After testing the hardware with all the different dsp flags, the MM flag triggers sign extension in all modes. So drop the limited use of it, and the local custom helper that was also extending unsigned values. We also can see that the flag checks in the mult/mac insns have the same behavior with sign extending, so add a helper func to keep the logic the same in both places. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-06-19 03:42:55 +08:00
2011-06-18 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (decode_multfunc): Call new is_macmod_signed, and
allow MM to sign extend all the time.
(decode_macfunc): Likewise. Drop sign extension of unsigned
values.
sim: bfin: fix accumulator edge case saturation When the accumulator saturates, it needs to be greater than, but not equal to, the largest unsigned value as this is what the hardware does. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-06-19 01:27:01 +08:00
2011-06-18 Robin Getz <robin.getz@analog.com>
sim: bfin: fix inverted changelog entry
2011-06-19 02:09:35 +08:00
* bfin-sim.c (saturate_s40_astat): Change ">=" to ">".
sim: bfin: fix accumulator edge case saturation When the accumulator saturates, it needs to be greater than, but not equal to, the largest unsigned value as this is what the hardware does. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-06-19 01:27:01 +08:00
(decode_macfunc): Likewise when mmod is M_IH.
sim: bfin: use freeargv for freeing argvs Since the argv array was allocated with dupargv, it needs to be freed with freeargv to avoid leaks. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-06-19 01:20:38 +08:00
2011-06-18 Mike Frysinger <vapier@gentoo.org>
* interp.c (sim_create_inferior): Change free to freeargv.
sim: bfin: add support for glued SIC interrupt lines The BF537 family glues a bunch of peripherals into single interrupt lines that run into the SIC. To model this same behavior in the sim, we need to use the glue-or device, and in order to use that, we need to tweak things a bit in the mach code to allow declaring of these new devices. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-06-05 01:18:04 +08:00
2011-06-04 Mike Frysinger <vapier@gentoo.org>
* machs.c (bf534_dev, bf537_dev): Add glue-or devices.
(bf537_port): Define applicable devices with PORT to the glue-or
devices instead of SIC.
(bfin_model_hw_tree_init): Drop old sim_hw_parse call for bfin_sic.
Only parse reg/type when the device has an address. Move the call
to dv_bfin_hw_port_parse up before slash check.
sim: bfin: push SIC mappings to device tree The machs.c file is the best place for holding cpu-specific details, so restructure the way the SIC manages its ports to do just that. Now the SIC's have a standard set of input pins and the different line routing from peripherals is kept in the device tree only. This better models the hardware where the SIC doesn't care about the exact peripheral that is sending it stuff, just which input pin it gets it on. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-06-05 01:11:19 +08:00
2011-06-04 Mike Frysinger <vapier@gentoo.org>
* dv-bfin_sic.c (ENC, DEC_PIN, DEC_SIC): Move above the
BFIN_SIC_TO_CEC_PORTS definition.
(SIC_PORTS): New define.
(bfin_sic_50x_ports, bfin_sic_51x_ports, bfin_sic_52x_ports,
bfin_sic_533_ports, bfin_sic_537_ports, bfin_sic_538_ports,
bfin_sic_54x_ports, bfin_sic_561_ports, bfin_sic_59x_ports):
Delete old layouts.
(bfin_sic1_ports, bfin_sic2_ports, bfin_sic3_ports,
bfin_sic_561_ports): Define new layouts with SIC_PORTS().
(bfin_sic_finish): Change reference to bfin_sic_50x_ports,
bfin_sic_51x_ports, bfin_sic_52x_ports, and bfin_sic_538_ports
to bfin_sic2_ports. Change reference to bfin_sic_533_ports,
bfin_sic_537_ports, and bfin_sic_59x_ports to bfin_sic1_ports.
Change reference to bfin_sic_54x_ports to bfin_sic3_ports.
* machs.c (bfin_port_layout): New structure.
(bfin_model_data): Add new "port" and "port_count" members.
(PORT, SIC): New defines.
(bf000_port, bf50x_port, bf51x_port, bf52x_port, bf533_port,
bf537_port, bf538_port, bf54x_port, bf561_port, bf592_port):
Move and redefine port layout from dv-bfin_sic.c to here.
(bf504_port, bf506_port, bf512_port, bf514_port, bf516_port,
bf518_port, bf522_port, bf523_port, bf524_port, bf525_port,
bf526_port, bf527_port, bf531_port, bf532_port, bf534_port,
bf536_port, bf539_port, bf542_port, bf544_port, bf547_port,
bf548_port, bf549_port): New defines.
(bfin_model_data): Link in new bfin_port_layout.port member.
(dv_bfin_hw_port_parse): New function.
(dv_bfin_hw_parse): Call new dv_bfin_hw_port_parse function.
(bfin_model_hw_tree_init): Replace calls to sim_hw_parse for
bfin_sic links with new dv_bfin_hw_port_parse function.
sim: bfin: dma: fix indentation
2011-06-03 13:03:31 +08:00
2011-06-03 Mike Frysinger <vapier@gentoo.org>
* dv-bfin_dma.c (bfin_dma_io_write_buffer): Fix indentation.
sim: bfin: switch to new syscall trace level Now that the common code supports the syscall trace level, change the Blackfin code from using the event level to the syscall level. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-05-26 08:14:43 +08:00
2011-05-25 Mike Frysinger <vapier@gentoo.org>
* sim-main.h (TRACE_SYSCALL): Change EVENTS to SYSCALL.
sim: bfin: move model data into machs.h Pull the model data (register addresses/sizes) out of the different model files and into the machs.h header. The models themselves don't care about where they're mapped, only the mach code does. This allows us to keep the model headers from being included in the mach code which can cause issues with model-specific names colliding. Such as when a newer device model is created, but with incompatible register names/layouts. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-05-25 20:54:19 +08:00
2011-05-25 Mike Frysinger <vapier@gentoo.org>
* dv-bfin_cec.h (BFIN_COREMMR_CEC_{BASE,SIZE}): Move to ...
* dv-bfin_ctimer.h (BFIN_COREMMR_CTIMER_{BASE,SIZE}): Move to ...
* dv-bfin_dma.h (BFIN_MMR_DMA_SIZE): Move to ...
* dv-bfin_dmac.h (BFIN_MMR_DMAC{0,1}_BASE): Move to ...
* dv-bfin_ebiu_amc.h (BF{IN,50X,54X}_MMR_EBIU_AMC_SIZE): Move to ...
* dv-bfin_ebiu_ddrc.h (BFIN_MMR_EBIU_DDRC_SIZE): Move to ...
* dv-bfin_ebiu_sdc.h (BFIN_MMR_EBIU_SDC_SIZE): Move to ...
* dv-bfin_emac.h (BFIN_MMR_EMAC_{BASE,SIZE}): Move to ...
* dv-bfin_eppi.h (BFIN_MMR_EPPI_SIZE): Move to ...
* dv-bfin_evt.h (BFIN_COREMMR_EVT_{BASE,SIZE}): Move to ...
* dv-bfin_gpio.h (BFIN_MMR_GPIO_SIZE): Move to ...
* dv-bfin_gptimer.h (BFIN_MMR_GPTIMER_SIZE): Move to ...
* dv-bfin_jtag.h (BFIN_COREMMR_JTAG_{BASE,SIZE}): Move to ...
* dv-bfin_mmu.h (BFIN_COREMMR_MMU_{BASE,SIZE}): Move to ...
* dv-bfin_nfc.h (BFIN_MMR_NFC_SIZE): Move to ...
* dv-bfin_otp.h (BFIN_MMR_OTP_SIZE): Move to ...
* dv-bfin_pfmon.h (BFIN_COREMMR_PFMON_{BASE,SIZE}): Move to ...
* dv-bfin_pll.h (BFIN_MMR_PLL_{BASE,SIZE}): Move to ...
* dv-bfin_ppi.h (BFIN_MMR_PPI_SIZE): Move to ...
* dv-bfin_rtc.h (BFIN_MMR_RTC_SIZE): Move to ...
* dv-bfin_sic.h (BFIN_MMR_SIC_{BASE,SIZE}): Move to ...
* dv-bfin_spi.h (BFIN_MMR_SPI_SIZE): Move to ...
* dv-bfin_trace.h (BFIN_COREMMR_TRACE_{BASE,SIZE}): Move to ...
* dv-bfin_twi.h (BFIN_MMR_TWI_SIZE): Move to ...
* dv-bfin_uart.h (BFIN_MMR_UART_SIZE): Move to ...
* dv-bfin_uart2.h (BFIN_MMR_UART2_SIZE): Move to ...
* dv-bfin_wdog.h (BFIN_MMR_WDOG_SIZE): Move to ...
* dv-bfin_wp.h (BFIN_COREMMR_WP_{BASE,SIZE}): Move to ...
* machs.h: ... here.
* machs.c: Delete all dv-bfin_*.h includes except for cec/dmac.
sim: bfin: add a performance monitor stub No counters get updated, but there is enough here for software to poke things and work. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-05-25 20:41:29 +08:00
2011-05-25 Mike Frysinger <vapier@gentoo.org>
* Makefile.in (dv-bfin_pfmon.o): New target.
* configure.ac (SIM_AC_OPTION_HARDWARE): Add bfin_pfmon.
* configure: Regenerated.
* dv-bfin_pfmon.c, dv-bfin_pfmon.h: New files.
* machs.c: Add include new bfin_pfmon.h.
(bfin_core_dev): Add pfmon.
sim: bfin: add bf526-0.2/bf54x-0.4 rom regions Add regions for the on-chip roms on some newer Blackfin parts. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-05-25 20:35:05 +08:00
2011-05-25 Mike Frysinger <vapier@gentoo.org>
* machs.c (bf526_roms): Add a region with rev of 2.
(bf54x_roms): Add regions with rev of 4.
* bfroms/all.h: Include new bf526-0.2.h, bf54x-0.4.h, and
bf54x_l1-0.4.h headers.
* bfroms/bf526-0.2.h, bfroms/bf54x-0.4.h, bfroms/bf54x_l1-0.4.h:
New header files.
sim: bfin: allow pushing of SP The hardware respects this insn, and some code (like the on-chip bootrom) uses it, so allow it. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-05-15 00:00:37 +08:00
2011-05-14 Mike Frysinger <vapier@gentoo.org>
* bfin-sim.c (decode_PushPopReg_0): Delete (grp == 1 && reg == 6)
check for SP reg.
sim: bfin: implement loop back support in the UARTs The UART has a LOOP_ENA bit in its MCR register where writes to the THR go to the RBR. Implement support for this mode. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-05-14 23:59:09 +08:00
2011-05-14 Mike Frysinger <vapier@gentoo.org>
* dv-bfin_uart.c (bfin_uart_write_byte): Add a mcr arg. Declare a
local uart. When LOOP_ENA is set in mcr, write to the saved byte
and count fields of the uart.
(bfin_uart_io_write_buffer): Pass uart->mcr to bfin_uart_write_byte
and bfin_uart_get_next_byte.
(bfin_uart_get_next_byte): Add a mcr arg. Move uart->saved_count
check first, and skip the remaining code when LOOP_ENA is set in mcr.
* dv-bfin_uart.h (bfin_uart_write_byte): Add an mcr argument.
(bfin_uart_get_next_byte): Likewise.
(XOFF, MRTS, RFIT, RFRT, LOOP_ENA, FCPOL, ARTS, ACTS): Define.
* dv-bfin_uart2.c (bfin_uart_io_write_buffer): Padd uart->mcr when
calling bfin_uart_write_byte and bfin_uart_get_next_byte.
sim: bfin: fix UART LSR read-only bit saturation A few bits in the newer UART LSR register are not sticky, so make sure we clear them when returning updated status rather than leaving them always set. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-05-10 02:14:01 +08:00
2011-05-09 Mike Frysinger <vapier@gentoo.org>
* dv-bfin_uart2.c (bfin_uart_io_read_buffer): Clear DR/THRE/TEMT bits
from uart->lsr before setting them.
sim: bfin: constify dmac pmap arrays Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-04-28 05:29:03 +08:00
2011-04-27 Mike Frysinger <vapier@gentoo.org>
* dv-bfin_dmac.c (bfin_dmac): Constify pmap array.
(bfin_dmac_50x_pmap, bfin_dmac_51x_pmap, bfin_dmac_52x_pmap,
bfin_dmac_533_pmap, bfin_dmac_537_pmap, bfin_dmac0_538_pmap,
bfin_dmac1_538_pmap, bfin_dmac0_54x_pmap, bfin_dmac1_54x_pmap,
bfin_dmac0_561_pmap, bfin_dmac1_561_pmap, bfin_dmac_59x_pmap):
Likewise.
sim: gpio: add output support Make all of the pins bidirectional, and support sending signals when software drives the pins as outputs. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-04-26 13:47:14 +08:00
2011-04-26 Mike Frysinger <vapier@gentoo.org>
* dv-bfin_gpio.c (bfin_gpio_forward_ouput): New function.
(bfin_gpio_io_write_buffer): Store the current port state into
"data", and call bfin_gpio_forward_ouput when the data or dir
MMRs are updated.
(bfin_gpio_ports): Change p0..p15 to bidirect_port.
sim: gpio: update mask a/b signals better When the mask a/b MMRs are written, the output signal might change levels (as pins are [un]masked), so make sure we update the output level. Further, make sure we handle edge ints correctly by first sending a high signal followed by a low signal. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-04-26 13:46:02 +08:00
2011-04-26 Mike Frysinger <vapier@gentoo.org>
* dv-bfin_gpio.c (bfin_gpio): Add "int_state" member.
(bfin_gpio_forward_int, bfin_gpio_forward_ints): New functions.
(bfin_gpio_io_write_buffer): Call bfin_gpio_forward_int when the
mask a or mask b MMRs are written.
(bfin_gpio_port_event): When handling edge gpios, set the bit in
int_state, call bfin_gpio_forward_ints, and then clear the bit.
When handling level gpios, clear/set the bit in int_state rather
than returning immediately. Call bfin_gpio_forward_ints instead
of checking mask[ab] and calling HW_TRACE/hw_port_event directly.
sim: bfin: use store buffer with more 32bit insns A bunch of 32bit insns were not using the store buffer, so when they were used in parallel insns, they would incorrectly clobber a register early. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-04-17 01:37:55 +08:00
2011-04-16 Mike Frysinger <vapier@gentoo.org>
* bfin-sim.c (decode_dsp32alu_0): Call STORE instead of SET_DREG for
BYTEOP2P, BYTEOP3P, BYTEOP1P, BYTEOP16P, BYTEOP16M, BYTEPACK, and
BYTEUNPACK.
(decode_dsp32shift_0): Call STORE instead of SET_DREG for PACK,
BITMUX, EXTRACT, DEPOSIT, ALIGN8, ALIGN16, and ALIGN24.
sim: bfin: handle implicit DISALGNEXCPT with video insns When most video related insns are used in parallel with Ireg loads, the DISALGNEXCPT insn behavior is implicitly in effect. Reported-by: Anton Shokurov <shokurov.anton.v@yandex.ru> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-04-15 09:21:21 +08:00
2011-04-14 Mike Frysinger <vapier@gentoo.org>
* bfin-sim.c (decode_dsp32alu_0): Set DIS_ALGN_EXPT when handling
BYTEOP2P, BYTEOP3P, SAA, BYTEOP1P, BYTEOP16P, BYTEOP16M, BYTEPACK,
and BYTEUNPACK insns.
sim: bfin: respect the port level on signals to the SIC The SIC latches ints from peripherals to the CEC, but the peripherals need to be able to tell the SIC when to stop. So use the incoming level to figure out when to set the int bits and when to clear it. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-04-11 13:23:26 +08:00
2011-04-11 Mike Frysinger <vapier@gentoo.org>
* dv-bfin_sic.c (bfin_sic_port_event): New helper function.
(bfin_sic_52x_port_event, bfin_sic_537_port_event,
bfin_sic_54x_port_event, bfin_sic_561_port_event): Include level
in the trace output, and call the new bfin_sic_port_event func.
sim: bfin: add missing GPIO pin 15 Each GPIO block has 16 pins, and I only added 15 in the original port list. So add the missing 16th. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-04-11 13:22:23 +08:00
2011-04-11 Mike Frysinger <vapier@gentoo.org>
* dv-bfin_gpio.c (bfin_gpio_ports): Add p15.
sim: bfin: add OTP output port This doesn't currently generate any interrupts (as there doesn't appear to be any documentation to *when* it would even do so), but since the HRM does say an interrupt line exists between the OTP and the SIC, add one for completeness sake. This will make a follow up patch easier. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-04-02 06:32:04 +08:00
2011-04-01 Mike Frysinger <vapier@gentoo.org>
* dv-bfin_otp.c (bfin_otp_ports): Declare.
(bfin_otp_finish): Call set_hw_ports with bfin_otp_ports.
sim: bfin: regen configure to include new cfi device
2011-03-30 02:39:51 +08:00
2011-03-29 Mike Frysinger <vapier@gentoo.org>
* configure: Regenerate after common/aclocal.m4 changes.
sim: bfin: fix sign extension with 16bit acc add insns The current implementation attempts to handle the 16bit sign extension itself. Unfortunately, it gets it right in some cases. So rather than fix that logic, just drop it in favor of using 16bit signed casts. Now gcc will take care of getting the logic right. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-29 09:41:49 +08:00
2011-03-28 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (decode_dsp32alu_0): Cast high 16bits of A0.W to bs16
and add to casted low 16bits of A0.L and store in val0. Cast high
16bits of A1.W to bs16 and add to casted low 16bits of A1.L and
store in val1. Delete bit checks of val0 and val1.
sim: bfin: handle saturation with RND12 sub insns The current handling of the subtraction insn with the RND12 modifier works when saturation isn't involved. So add handling for this edge case to match the hardware. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-27 12:03:05 +08:00
2011-03-26 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (decode_dsp32alu_0): Set result to 0x7FFFFFFF when
the result was 0x80000000 for RND12 subtraction.
sim: bfin: add missing VS set with add/sub insns The 16bit add/sub insns missed setting the VS bit in ASTAT whenever the V bit was also set. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-26 14:02:41 +08:00
2011-03-26 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (decode_dsp32alu_0): Set VS when V is set.
sim: bfin: add hw tracing to gpio/sic port events Makes it a lot easier to find out what's going on with interrupt lines if the ports have tracing output. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-25 08:13:57 +08:00
2011-03-24 Mike Frysinger <vapier@gentoo.org>
* dv-bfin_gpio.c (bfin_gpio_port_event): Call HW_TRACE at every
major code flow point.
* dv-bfin_sic.c (bfin_sic_forward_interrupts): Call HW_TRACE just
before calling hw_port_event on ourselves.
(bfin_sic_52x_port_event, bfin_sic_537_port_event,
bfin_sic_54x_port_event, bfin_sic_561_port_event): Call HW_TRACE
at the start of the function.
sim: bfin: fix GPIO logic bugs when processing events We need the DIR bit cleared, not set, in order for the pin to be treated as an input. When looking up the data value, we need to shift the "level" value over by "my_port" rather than "bit" as the latter has already been shifted over. We also should normalize the "level" coming in from the outside worlds to the set of {0,1} since those are the only values that matter to GPIOs. We need the BOTH bit set, not cleared, in order for the pin to trigger on both edges. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-25 08:13:23 +08:00
2011-03-24 Mike Frysinger <vapier@gentoo.org>
* dv-bfin_gpio.c (bfin_gpio_port_event): Split dir/inen bit checking.
Normalize "level" to 0/1 values. Shift "level" over by "my_port".
Invert port->both bit check.
sim: bfin: fix clear/set/toggle GPIO handling The clear/set/toggle MMRs aren't backed by "real" data; they implicitly perform bit operations on the associated data register. So when we go to process writes to them, we need to adjust the pointer accordingly so that the actual backing data is modified. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-25 08:12:47 +08:00
2011-03-24 Mike Frysinger <vapier@gentoo.org>
* dv-bfin_gpio.c (bfin_gpio_io_write_buffer): Subtract 2 from the
valuep pointer for clear MMRs, 4 for set MMRs, and 6 for toggle MMRs.
sim: bfin: document SIC limitation Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-24 11:18:17 +08:00
2011-03-23 Mike Frysinger <vapier@gentoo.org>
* TODO: Document some known SIC issues.
sim: bfin: fix inverted W1C logic When I originally wrote the w1c helper funcs, I used it in a few places. Then I forgot how it worked and when I later documented it, I described the 3rd arg in the exact opposite way it is actually used. This error propagated to a bunch of devices registers that were not explicitly tested (a bunch of the devices are stubs which merely exist to say "no device is connected" to make device drivers happy). So once the documentation is unscrewed, fix all of the broken call sites. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-24 11:17:14 +08:00
2011-03-23 Mike Frysinger <vapier@gentoo.org>
* devices.h (dv_w1c): Fix typos in documentation of "bits" arg.
* dv-bfin_cec.c (bfin_cec_io_write_buffer): Pass 0xffee to dv_w1c_4.
* dv-bfin_emac.c (bfin_emac_io_write_buffer): Pass 0xe1 to dv_w1c_4
for systat MMR and -1 to dv_w1c_4 for [rt]x_stky/mmc_[rt]irqs MMRs.
* dv-bfin_eppi.c (bfin_eppi_io_write_buffer): Pass 0x1ff to dv_w1c_2.
* dv-bfin_gpio.c (bfin_gpio_io_write_buffer): Invert bits to dv_w1c_2.
* dv-bfin_jtag.c (bfin_jtag_io_write_buffer): Invert bits to dv_w1c_4.
* dv-bfin_nfc.c (bfin_nfc_io_write_buffer): Invert bits to dv_w1c_2.
* dv-bfin_otp.c (bfin_otp_io_write_buffer): Invert bits to dv_w1c_2.
* dv-bfin_ppi.c (bfin_ppi_io_write_buffer): Invert bits to dv_w1c_2.
* dv-bfin_rtc.c (bfin_rtc_io_write_buffer): Invert bits to dv_w1c_2.
* dv-bfin_spi.c (bfin_spi_io_write_buffer): Invert bits to dv_w1c_2.
* dv-bfin_twi.c (bfin_twi_io_write_buffer): Invert bits to dv_w1c_2.
* dv-bfin_uart2.c (bfin_uart_io_write_buffer): Invert bits to dv_w1c_2.
sim: bfin: define more UART LSR bits We'll need these bits in an upcoming patch, so map out the whole LSR MMR now. Fix up indentation style while we're here. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-24 11:16:50 +08:00
2011-03-23 Mike Frysinger <vapier@gentoo.org>
* dv-bfin_uart.h (TFI, BI, FE, PE, OE): Define.
sim: bfin: fix typo in TWI stat reg Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-24 11:16:22 +08:00
2011-03-23 Mike Frysinger <vapier@gentoo.org>
* dv-bfin_twi.h (LOSTARB): Rename from LOSTARG.
sim: bfin: update VIT_MAX behavior to match hardware when Acc.X bits are set The Blackfin PRM says that the top 8 bits of the accumulator must be cleared when using the VIT_MAX insn, so the sim has followed this spec. Matching the hardware behavior though when the high bits are not cleared is easy to do and doesn't break existing behavior, so go for it. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-24 11:14:20 +08:00
2011-03-23 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (decode_dsp32shift_0): Set acc0 to the unextended
value for the VIT_MAX insn, and mask off the result when done.
sim: bfin: always do 16bit sign extension with the SEARCH insn The Blackfin PRM does not cover this case, but the hardware is clear: even if the search criteria is not met (and thus a new 16bit value is loaded up into the accumulator), the accumulator undergoes 16bit sign extension. So simply reload the low signed 16bits in that case. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-24 11:13:32 +08:00
2011-03-23 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (decode_dsp32alu_0): Set A1 to a1_lo when up_hi is false,
and set A0 to a0_lo when up_lo is false.
sim: bfin: update AV and AC ASTAT bits with acc negation The Acc=-Acc insn can overflow or carry with edge values, so make sure we update the ASTAT bits accordingly to match the hardware. Also fix a thinko where we always updated AC0 even when working with A1 regs. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-24 11:12:16 +08:00
2011-03-23 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (decode_dsp32alu_0): Call saturate_s40_astat instead of
saturate_s40, and use the v parameter to update the AV bit. Set the
AC bit only when the final result is 0.
sim: bfin: fix thinko in SIC pin encoding When encoding the SIC/pin info into unique input port ids, I used bases of 100 when I meant to use 0x100. Rather than simply fix the decoding math in the different functions, create a few helper macros to simplify the SIC/pin encoding and decoding steps. This makes the resulting tables nice & clear. And now that pins are clear, the 533 and 537 port_event handlers may easily be merged into one. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-24 11:11:08 +08:00
2011-03-23 Mike Frysinger <vapier@gentoo.org>
* dv-bfin_sic.c (ENC, DEC_PIN, DEC_SIC): Define.
(bfin_sic_50x_ports, bfin_sic_51x_ports, bfin_sic_52x_ports,
bfin_sic_533_ports, bfin_sic_537_ports, bfin_sic_538_ports,
bfin_sic_54x_ports, bfin_sic_561_ports, bfin_sic_59x_ports):
Encode ids with the ENC macro.
(bfin_sic_52x_port_event, bfin_sic_537_port_event,
bfin_sic_54x_port_event, bfin_sic_561_port_event): Set idx
from my_port with DEC_SIC, and set bit from my_port with DEC_PIN.
(bfin_sic_533_port_event): Delete.
(bfin_sic_finish): Call set_hw_port_event with
bfin_sic_537_port_event for BF533 and BF59x targets.
sim: bfin: allow byteop[123]p src regs to be the same The hardware allows the byteop[123]p insns to use the same src reg pair, so remove the combination check in the sim. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-24 11:08:15 +08:00
2011-03-23 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (decode_dsp32alu_0): Drop the src0/src1 check for
BYTEOP1P, BYTEOP2P, and BYTEOP3P insns.
sim: bfin: fix thinko in bfin_gpio bus addresses The bus addresses have to be valid numbers, so 'g' and 'h' won't work. Oddly, the common code silently ignored this which is why I didn't notice in the first place. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-24 11:07:33 +08:00
2011-03-23 Mike Frysinger <vapier@gentoo.org>
* machs.c (bf50x_dev, bf512_dev, bf516_dev, bf522_dev, bf526_dev,
bf533_dev, bf534_dev, bf537_dev, bf538_dev, bf561_dev, bf592_dev):
Change bfin_gpio addresses from f/g/h to 5/6/7.
(bfin_model_hw_tree_init): Add the bfin_gpio address base to 'a'.
sim: bfin: check for kill/pread If the host system (like Windows) doesn't support these functions, then make sure we don't use them. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-18 03:03:30 +08:00
2011-03-17 Mike Frysinger <vapier@gentoo.org>
* configure.ac (AC_CHECK_FUNCS): Check for kill and pread.
* configure: Regenerate.
* config.in: Regenerate.
* interp.c (bfin_syscall): Check for HAVE_{KILL,PREAD} before using
kill or pread.
sim: bfin: add GPIO device simulation This takes care of the MMR interface and pushing up interrupts. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-16 05:01:45 +08:00
2011-03-15 Mike Frysinger <vapier@gentoo.org>
* Makefile.in (dv-bfin_gpio.o): New target.
* configure.ac (SIM_AC_OPTION_HARDWARE): Add bfin_gpio.
* configure: Regenerate.
* dv-bfin_gpio.c, dv-bfin_gpio.h: New files.
* machs.c: Include dv-bfin_gpio.h.
(bf50x_mem, bf51x_mem, bf52x_mem, bf531_mem, bf532_mem, bf533_mem,
bf534_mem, bf536_mem, bf537_mem, bf538_mem, bf561_mem, bf592_mem):
Delete GPIO memory stubs.
(bf50x_dev, bf512_dev, bf516_dev, bf522_dev, bf526_dev, bf533_dev,
bf534_dev, bf537_dev, bf538_dev, bf561_dev, bf592_dev): Add GPIO
peripheral devices.
(bfin_model_hw_tree_init): Hook up GPIO interrupts to SIC.
sim: bfin: fix brace style
2011-03-16 04:44:11 +08:00
2011-03-15 Mike Frysinger <vapier@gentoo.org>
* bfroms/bf50x-0.0.h, bfroms/bf51x-0.0.h, bfroms/bf51x-0.1.h,
bfroms/bf51x-0.2.h, bfroms/bf526-0.0.h, bfroms/bf526-0.1.h,
bfroms/bf527-0.0.h, bfroms/bf527-0.1.h, bfroms/bf527-0.2.h,
bfroms/bf533-0.1.h, bfroms/bf533-0.2.h, bfroms/bf533-0.3.h,
bfroms/bf537-0.0.h, bfroms/bf537-0.1.h, bfroms/bf537-0.3.h,
bfroms/bf538-0.0.h, bfroms/bf54x-0.0.h, bfroms/bf54x-0.1.h,
bfroms/bf54x-0.2.h, bfroms/bf54x_l1-0.0.h, bfroms/bf54x_l1-0.1.h,
bfroms/bf54x_l1-0.2.h, bfroms/bf561-0.5.h, bfroms/bf59x-0.0.h,
bfroms/bf59x_l1-0.1.h, dv-bfin_cec.c, dv-bfin_ctimer.c,
dv-bfin_dma.c, dv-bfin_dmac.c, dv-bfin_ebiu_amc.c,
dv-bfin_ebiu_ddrc.c, dv-bfin_ebiu_sdc.c, dv-bfin_emac.c,
dv-bfin_eppi.c, dv-bfin_evt.c, dv-bfin_gptimer.c, dv-bfin_jtag.c,
dv-bfin_mmu.c, dv-bfin_nfc.c, dv-bfin_otp.c, dv-bfin_pll.c,
dv-bfin_ppi.c, dv-bfin_rtc.c, dv-bfin_sic.c, dv-bfin_spi.c,
dv-bfin_trace.c, dv-bfin_twi.c, dv-bfin_uart.c, dv-bfin_uart2.c,
dv-bfin_wdog.c, dv-bfin_wp.c, dv-eth_phy.c, gui.c,
linux-fixed-code.h, linux-targ-map.h, machs.c, Makefile.in: Fix style.
sim: bfin: handle AZ updates with 16bit adds/subs We weren't updating AZ when doing a 16bit add or sub insn. Implement it. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-16 04:10:40 +08:00
2011-03-15 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (decode_dsp32alu_0): Set AZ based on val for 16bit adds
and subs.
sim: bfin: skip acc/ASTAT updates for moves No point in moving unchanged acc values to the acc regs, and avoid updating the acc ASTAT bits when only reading. This fixes incorrect changing of the ASTAT bits when they're only being read. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-16 04:10:12 +08:00
2011-03-15 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (decode_macfunc): Move acc STOREs behind op != 3 check.
sim: bfin: handle AN (negative overflows) in dsp mult insns The current dsp mult handler does not take care of overflows which turn values negative (and thus set AN in ASTAT). So implement it. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-16 04:09:39 +08:00
2011-03-15 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (decode_macfunc): New neg parameter. Set when the
high bit is set after extract_mult.
(decode_dsp32mac_0): Declare n_1 and n_0. Pass to the decode_macfunc
functions. Use these to update the AN bit.
sim: bfin: handle V overflows in dsp mult insns The current dsp mult handler does not take care of overflows and updating the V ASTAT bit. So implement it. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-16 04:09:09 +08:00
2011-03-15 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (decode_dsp32mult_0): Declare v_i0 and v_i1. Pass to
the extract_mult functions. Include these when updating the V, VS,
and V_COPY bits.
sim: bfin: decode ASTAT on failure When testing ASTAT regs, specific bit differences carry a lot more meaning than when checking the value of a data register. So automatically decode the bits of the two values and print things out so that people don't have to manually do it themselves every time. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-16 04:08:27 +08:00
2011-03-15 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (astat_names): New global bit array.
(decode_CC2stat_0): Delete local astat_name and astat_names.
(decode_psedodbg_assert_0): Move hardcoded offset into a variable.
Print out ASTAT bit values when checking an ASTAT register.
sim: bfin: handle saturation with fract multiplications The saturation behavior with fract modes differs from non-fract modes. Signed-off-by: Robin Getz <robin.getz@analog.com> Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-03-16 04:04:04 +08:00
2010-03-15 Robin Getz <robin.getz@analog.com>
* bfin-sim.c (extract_mult): Handle M_IU.
sim: bfin: forgot to cvs add the changelog
2011-03-15 06:24:30 +08:00
2011-03-05 Mike Frysinger <vapier@gentoo.org>
* Makefile.in, TODO, aclocal.m4, bfin-sim.c, bfin-sim.h,
bfroms/all.h, bfroms/bf50x-0.0.h, bfroms/bf51x-0.0.h,
bfroms/bf51x-0.1.h, bfroms/bf51x-0.2.h, bfroms/bf526-0.0.h,
bfroms/bf526-0.1.h, bfroms/bf527-0.0.h, bfroms/bf527-0.1.h,
bfroms/bf527-0.2.h, bfroms/bf533-0.1.h, bfroms/bf533-0.2.h,
bfroms/bf533-0.3.h, bfroms/bf537-0.0.h, bfroms/bf537-0.1.h,
bfroms/bf537-0.3.h, bfroms/bf538-0.0.h, bfroms/bf54x-0.0.h,
bfroms/bf54x-0.1.h, bfroms/bf54x-0.2.h, bfroms/bf54x_l1-0.0.h,
bfroms/bf54x_l1-0.1.h, bfroms/bf54x_l1-0.2.h, bfroms/bf561-0.5.h,
bfroms/bf59x-0.0.h, bfroms/bf59x_l1-0.1.h, config.in, configure,
configure.ac, devices.c, devices.h, dv-bfin_cec.c, dv-bfin_cec.h,
dv-bfin_ctimer.c, dv-bfin_ctimer.h, dv-bfin_dma.c, dv-bfin_dma.h,
dv-bfin_dmac.c, dv-bfin_dmac.h, dv-bfin_ebiu_amc.c, dv-bfin_ebiu_amc.h,
dv-bfin_ebiu_ddrc.c, dv-bfin_ebiu_ddrc.h, dv-bfin_ebiu_sdc.c,
dv-bfin_ebiu_sdc.h, dv-bfin_emac.c, dv-bfin_emac.h, dv-bfin_eppi.c,
dv-bfin_eppi.h, dv-bfin_evt.c, dv-bfin_evt.h, dv-bfin_gptimer.c,
dv-bfin_gptimer.h, dv-bfin_jtag.c, dv-bfin_jtag.h, dv-bfin_mmu.c,
dv-bfin_mmu.h, dv-bfin_nfc.c, dv-bfin_nfc.h, dv-bfin_otp.c,
dv-bfin_otp.h, dv-bfin_pll.c, dv-bfin_pll.h, dv-bfin_ppi.c,
dv-bfin_ppi.h, dv-bfin_rtc.c, dv-bfin_rtc.h, dv-bfin_sic.c,
dv-bfin_sic.h, dv-bfin_spi.c, dv-bfin_spi.h, dv-bfin_trace.c,
dv-bfin_trace.h, dv-bfin_twi.c, dv-bfin_twi.h, dv-bfin_uart.c,
dv-bfin_uart.h, dv-bfin_uart2.c, dv-bfin_uart2.h, dv-bfin_wdog.c,
dv-bfin_wdog.h, dv-bfin_wp.c, dv-bfin_wp.h, dv-eth_phy.c, gui.c,
gui.h, insn_list.def, interp.c, linux-fixed-code.h, linux-fixed-code.s,
linux-targ-map.h, machs.c, machs.h, proc_list.def, sim-main.h,
tconfig.in: New Blackfin port.
Reference in New Issue Copy Permalink