2021-01-14 14:03:54 +08:00
|
|
|
|
2021-01-14 Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
|
|
|
|
* Makefile.am (bfin-lex-wrapper.@OBJEXT@): Delete $(NO_WERROR).
|
|
|
|
|
* Makefile.in: Regenerated.
|
|
|
|
|
|
2021-01-14 13:51:59 +08:00
|
|
|
|
2021-01-14 Mike Frysinger <vapier@gentoo.org>
|
|
|
|
|
|
|
|
|
|
* bfin-lex.l (YY_NO_INPUT, YY_NO_UNPUT): Define.
|
|
|
|
|
(parse_int): Mark char_bag const.
|
|
|
|
|
|
2021-01-13 21:42:11 +08:00
|
|
|
|
2021-01-13 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
PR gas/27178
|
|
|
|
|
* config/tc-i386.c (lex_got::gotrel): Add need_GOT_symbol.
|
|
|
|
|
Don't generate GOT_symbol for PLT relocations.
|
|
|
|
|
* testsuite/gas/i386/i386.exp: Run PR gas/27178 tests.
|
|
|
|
|
* testsuite/gas/i386/no-got.d: New file.
|
|
|
|
|
* testsuite/gas/i386/no-got.s: Likewise.
|
|
|
|
|
* testsuite/gas/i386/x86-64-no-got.d: Likewise.
|
|
|
|
|
* testsuite/gas/i386/x86-64-no-got.s: Likewise.
|
|
|
|
|
|
2021-01-13 16:43:23 +08:00
|
|
|
|
2021-01-13 Alan Modra <amodra@gmail.com>
|
|
|
|
|
|
|
|
|
|
* Makefile.in: Regenerate.
|
|
|
|
|
* Makefile.in: Regenerate.
|
|
|
|
|
|
2021-01-12 21:45:28 +08:00
|
|
|
|
2021-01-12 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
PR binutils/26792
|
|
|
|
|
* configure.ac: Use GNU_MAKE_JOBSERVER.
|
|
|
|
|
* aclocal.m4: Regenerated.
|
|
|
|
|
* configure: Likewise.
|
|
|
|
|
|
2021-01-12 21:18:50 +08:00
|
|
|
|
2021-01-12 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
* po/fr.po: Updated French translation.
|
|
|
|
|
|
2021-01-12 08:29:31 +08:00
|
|
|
|
2021-01-11 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
PR ld/27173
|
|
|
|
|
* configure: Regenerated.
|
|
|
|
|
|
2021-01-06 01:39:04 +08:00
|
|
|
|
2021-10-11 Kyrylo Tkachov <kyrylo.tkachov@arm.com>
|
|
|
|
|
|
|
|
|
|
* NEWS: Remove CSRE.
|
|
|
|
|
* config/tc-aarch64.c (parse_csr_operand): Delete.
|
|
|
|
|
(parse_operands): Delete handling of
|
|
|
|
|
AARCH64_OPND_CSRE_CSR.
|
|
|
|
|
(aarch64_features): Remove csre.
|
|
|
|
|
* doc/c-aarch64.texi: Remove CSRE.
|
|
|
|
|
* testsuite/gas/aarch64/csre.d: Delete.
|
|
|
|
|
* testsuite/gas/aarch64/csre-invalid.s: Likewise.
|
|
|
|
|
* testsuite/gas/aarch64/csre-invalid.d: Likewise.
|
|
|
|
|
* testsuite/gas/aarch64/csre_csr.s: Likewise.
|
|
|
|
|
* testsuite/gas/aarch64/csre_csr.d: Likewise.
|
|
|
|
|
* testsuite/gas/aarch64/csre_csr-invalid.s: Likewise.
|
|
|
|
|
* testsuite/gas/aarch64/csre_csr-invalid.l: Likewise.
|
|
|
|
|
* testsuite/gas/aarch64/csre_csr-invalid.d: Likewise.
|
|
|
|
|
|
2021-01-11 20:55:33 +08:00
|
|
|
|
2021-01-11 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
* po/uk.po: Updated Ukranian translation.
|
|
|
|
|
|
2021-01-09 22:47:58 +08:00
|
|
|
|
2021-01-09 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
* configure: Regenerated.
|
|
|
|
|
|
2021-01-09 19:01:01 +08:00
|
|
|
|
2021-01-09 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
* configure: Regenerate.
|
|
|
|
|
* po/gas.pot: Regenerate.
|
|
|
|
|
|
2021-01-09 18:40:28 +08:00
|
|
|
|
2021-01-09 Nick Clifton <nickc@redhat.com>
|
|
|
|
|
|
|
|
|
|
* 2.36 release branch crated.
|
|
|
|
|
|
POWER10: Add Return-Oriented Programming instructions
POWER10 adds some return-oriented programming (ROP) instructions and
this patch adds support for them. You will notice that they are enabled
for POWER8 and later, not just POWER10 and later. This is on purpose.
This allows the instructions to be added to POWER8 binaries that can be
run on POWER8, POWER9 and POWER10 cpus. On POWER8 and POWER9, these
instructions just act as nop's.
opcodes/
* ppc-opc.c (insert_dw, (extract_dw): New functions.
(DW, (XRC_MASK): Define.
(powerpc_opcodes) <hashchk, hashchkp, hashst, haststp>: New mnemonics.
gas/
* testsuite/gas/ppc/rop-checks.d,
* testsuite/gas/ppc/rop-checks.l,
* testsuite/gas/ppc/rop-checks.s,
* testsuite/gas/ppc/rop.d,
* testsuite/gas/ppc/rop.s: New tests.
* testsuite/gas/ppc/ppc.exp: Run them.
2021-01-09 06:07:12 +08:00
|
|
|
|
2021-01-08 Peter Bergner <bergner@linux.ibm.com>
|
|
|
|
|
|
|
|
|
|
* testsuite/gas/ppc/rop-checks.d,
|
|
|
|
|
* testsuite/gas/ppc/rop-checks.l,
|
|
|
|
|
* testsuite/gas/ppc/rop-checks.s,
|
|
|
|
|
* testsuite/gas/ppc/rop.d,
|
|
|
|
|
* testsuite/gas/ppc/rop.s: New tests.
|
|
|
|
|
* testsuite/gas/ppc/ppc.exp: Run them.
|
|
|
|
|
|
2021-01-09 08:33:29 +08:00
|
|
|
|
2021-01-09 Alan Modra <amodra@gmail.com>
|
|
|
|
|
|
|
|
|
|
* configure: Regenerate.
|
|
|
|
|
|
2021-01-08 00:47:36 +08:00
|
|
|
|
2021-01-07 Samuel Thibault <samuel.thibault@gnu.org>
|
|
|
|
|
|
|
|
|
|
* configure: Regenerate.
|
|
|
|
|
|
2021-01-07 22:42:00 +08:00
|
|
|
|
2021-01-07 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
PR 27109
|
|
|
|
|
* read.c (s_reloc): Call symbol_mark_used_in_reloc on the
|
|
|
|
|
section symbol.
|
|
|
|
|
* subsegs.c (subseg_set_rest): Set BSF_SECTION_SYM_USED if needed.
|
|
|
|
|
* write.c (adjust_reloc_syms): Call symbol_mark_used_in_reloc
|
|
|
|
|
on the section symbol.
|
|
|
|
|
(set_symtab): Don't generate unused section symbols.
|
|
|
|
|
(maybe_generate_build_notes): Call symbol_mark_used_in_reloc
|
|
|
|
|
on the section symbol.
|
|
|
|
|
* config/obj-elf.c (elf_adjust_symtab): Call
|
|
|
|
|
symbol_mark_used_in_reloc on the group signature symbol.
|
|
|
|
|
* testsuite/gas/cfi/cfi-label.d: Remove unused section symbols
|
|
|
|
|
from expected output.
|
|
|
|
|
* testsuite/gas/elf/elf.exp (run_elf_list_test): Check
|
|
|
|
|
is_elf_unused_section_symbols.
|
|
|
|
|
* testsuite/gas/elf/section2.e: Updated.
|
|
|
|
|
* testsuite/gas/elf/section2.e-unused: New file.
|
|
|
|
|
* testsuite/gas/elf/symver.d: Remove unused section symbols.
|
|
|
|
|
* testsuite/gas/i386/ilp32/elf/symver.d: Likewise.
|
|
|
|
|
* testsuite/gas/i386/ilp32/x86-64-size-1.d: Likewise.
|
|
|
|
|
* testsuite/gas/i386/ilp32/x86-64-size-3.d: Likewise.
|
|
|
|
|
* testsuite/gas/i386/ilp32/x86-64-size-5.d: Likewise.
|
|
|
|
|
* testsuite/gas/i386/ilp32/x86-64-unwind.d: Likewise.
|
|
|
|
|
* testsuite/gas/i386/size-1.d: Likewise.
|
|
|
|
|
* testsuite/gas/i386/size-3.d: Likewise.
|
|
|
|
|
* testsuite/gas/i386/svr4.d: Likewise.
|
|
|
|
|
* testsuite/gas/i386/x86-64-size-1.d: Likewise.
|
|
|
|
|
* testsuite/gas/i386/x86-64-size-3.d: Likewise.
|
|
|
|
|
* testsuite/gas/i386/x86-64-size-5.d: Likewise.
|
|
|
|
|
* testsuite/gas/i386/x86-64-unwind.d: Likewise.
|
|
|
|
|
|
2021-01-07 15:53:25 +08:00
|
|
|
|
2021-01-07 Philipp Tomsich <prt@gnu.org>
|
|
|
|
|
|
|
|
|
|
* config/tc-riscv.c (riscv_multi_subset_supports): Added
|
|
|
|
|
INSN_CLASS_ZIHINTPAUSE.
|
|
|
|
|
* testsuite/gas/riscv/pause.d: New testcase. Adding coverage for
|
|
|
|
|
the pause hint instruction.
|
|
|
|
|
* testsuite/gas/riscv/pause.s: Likewise.
|
|
|
|
|
|
2020-12-15 23:11:03 +08:00
|
|
|
|
2021-01-07 Claire Xenia Wolf <claire@symbioticeda.com>
|
|
|
|
|
Jim Wilson <jimw@sifive.com>
|
|
|
|
|
Andrew Waterman <andrew@sifive.com>
|
|
|
|
|
Maxim Blinov <maxim.blinov@embecosm.com>
|
|
|
|
|
Kito Cheng <kito.cheng@sifive.com>
|
|
|
|
|
Nelson Chu <nelson.chu@sifive.com>
|
|
|
|
|
|
|
|
|
|
* config/tc-riscv.c (riscv_multi_subset_supports): Handle INSN_CLASS_ZB*.
|
|
|
|
|
(riscv_get_default_ext_version): Do not check the default_isa_spec when
|
|
|
|
|
the version defined in the riscv_opcodes table is ISA_SPEC_CLASS_DRAFT.
|
|
|
|
|
* testsuite/gas/riscv/bitmanip-insns-32.d: New testcase.
|
|
|
|
|
* testsuite/gas/riscv/bitmanip-insns-64.d: Likewise.
|
|
|
|
|
* testsuite/gas/riscv/bitmanip-insns.s: Likewise.
|
|
|
|
|
|
2021-01-06 10:06:31 +08:00
|
|
|
|
2021-01-06 Alan Modra <amodra@gmail.com>
|
|
|
|
|
|
|
|
|
|
* testsuite/gas/sparc/sparc.exp: Move 64-bit tests inside gas_64_check.
|
|
|
|
|
|
2021-01-06 09:23:33 +08:00
|
|
|
|
2021-01-06 Alan Modra <amodra@gmail.com>
|
|
|
|
|
|
|
|
|
|
* testsuite/gas/macros/app1.d: xfail tic30.
|
|
|
|
|
* testsuite/gas/macros/app2.d: Likewise.
|
|
|
|
|
* testsuite/gas/macros/app3.d: Likewise.
|
|
|
|
|
* testsuite/gas/macros/app4.d: Likewise.
|
|
|
|
|
|
2021-01-06 05:50:37 +08:00
|
|
|
|
2021-01-06 Marcus Comstedt <marcus@mc.pp.se>
|
|
|
|
|
|
|
|
|
|
* doc/as.texi: Add -mlittle-endian and -mbig-endian to docs.
|
|
|
|
|
* doc/c-riscv.texi: Likewise.
|
|
|
|
|
|
2021-01-06 05:50:39 +08:00
|
|
|
|
2021-01-06 Marcus Comstedt <marcus@mc.pp.se>
|
|
|
|
|
|
|
|
|
|
* testsuite/gas/riscv/li32.d: Accept bigriscv in addition
|
|
|
|
|
to littleriscv.
|
|
|
|
|
* testsuite/gas/riscv/li64.d: Likewise.
|
|
|
|
|
* testsuite/gas/riscv/lla32.d: Likewise.
|
|
|
|
|
* testsuite/gas/riscv/lla64.d: Likewise.
|
|
|
|
|
* testsuite/gas/riscv/march-ok-g2.d: Likewise.
|
|
|
|
|
* testsuite/gas/riscv/march-ok-g2_p1.d: Likewise.
|
|
|
|
|
* testsuite/gas/riscv/march-ok-g2p0.d: Likewise.
|
|
|
|
|
* testsuite/gas/riscv/march-ok-i2p0.d: Likewise.
|
|
|
|
|
* testsuite/gas/riscv/march-ok-i2p0m2_a2f2.d: Likewise.
|
|
|
|
|
* testsuite/gas/riscv/march-ok-nse-with-version.d: Likewise.
|
|
|
|
|
* testsuite/gas/riscv/march-ok-two-nse.d: Likewise.
|
|
|
|
|
|
RISC-V: Implement support for big endian targets.
RISC-V instruction/code is always little endian, but data might be
big-endian. Therefore, we can not use the original bfd_get/bfd_put
to get/put the code for big endian targets. Add new riscv_get_insn
and riscv_put_insn to always get/put code as little endian can resolve
the problem. Just remember to update them once we have supported
the 48-bit/128-bit instructions in the future patches.
bfd/
* config.bfd: Added targets riscv64be*-*-*, riscv32be*-*-* and
riscvbe*-*-*. Also added riscv_elf[32|64]_be_vec.
* configure.ac: Handle riscv_elf[32|64]_be_vec.
* configure: Regenerate.
* elfnn-riscv.c: Include <limits.h> and define CHAR_BIT for
riscv_is_insn_reloc.
(riscv_get_insn): RISC-V instructions are always little endian, but
bfd_get may be used for big-endian, so add new riscv_get_insn to handle
the insturctions.
(riscv_put_insn): Likewsie.
(riscv_is_insn_reloc): Check if we are relocaing an instruction.
(perform_relocation): Call riscv_is_insn_reloc to decide if we should
use riscv_[get|put]_insn or bfd_[get|put].
(riscv_zero_pcrel_hi_reloc): Use riscv_[get|put]_insn, bfd_[get|put]l32
or bfd_[get|put]l16 for code.
(riscv_elf_relocate_section): Likewise.
(riscv_elf_finish_dynamic_symbol): Likewise.
(riscv_elf_finish_dynamic_sections): Likewise.
(_bfd_riscv_relax_call): Likewise.
(_bfd_riscv_relax_lui): Likewise.
(_bfd_riscv_relax_align): Likewise.
(_bfd_riscv_relax_pc): Likewise.
(riscv_elf_object_p): Handled for big endian.
(TARGET_BIG_SYM, TARGET_BIG_NAME): Defined.
* targets.c: Add riscv_elf[32|64]_be_vec.
(_bfd_target_vector): Likewise.
gas/
* config/tc-riscv.c (riscv_target_format): Add elf64-bigriscv and
elf32-bigriscv.
(install_insn): Always write instructions as little endian.
(riscv_make_nops): Likewise.
(md_convert_frag_branch): Likewise.
(md_number_to_chars): Write data in target endianness.
(options, md_longopts): Add -mbig-endian and -mlittle-endian options.
(md_parse_option): Handle the endian options.
* config/tc-riscv.h: Only define TARGET_BYTES_BIG_ENDIAN if not
already defined.
* configure.tgt: Added riscv64be*, riscv32be*, riscvbe*.
ld/
* configure.tgt: Added riscvbe-*-*, riscv32be*-*-*, riscv64be*-*-*,
riscv32be*-*-linux*, and riscv64be*-*-linux*.
* Makefile.am: Added eelf32briscv.c, eelf32briscv_ilp32f.c and
eelf32briscv_ilp32.c.
* Makefile.in: Regenerate.
* emulparams/elf32briscv.sh: Added.
* emulparams/elf32briscv_ilp32.sh: Likewise.
* emulparams/elf32briscv_ilp32f.sh: Likewise.
* emulparams/elf64briscv.sh: Likewise.
* emulparams/elf64briscv_lp64.sh: Likewise.
* emulparams/elf64briscv_lp64f.sh: Likewise.
2021-01-06 05:50:32 +08:00
|
|
|
|
2021-01-06 Marcus Comstedt <marcus@mc.pp.se>
|
|
|
|
|
|
|
|
|
|
* config/tc-riscv.c (riscv_target_format): Add elf64-bigriscv and
|
|
|
|
|
elf32-bigriscv.
|
|
|
|
|
(install_insn): Always write instructions as little endian.
|
|
|
|
|
(riscv_make_nops): Likewise.
|
|
|
|
|
(md_convert_frag_branch): Likewise.
|
|
|
|
|
(md_number_to_chars): Write data in target endianness.
|
|
|
|
|
(options, md_longopts): Add -mbig-endian and -mlittle-endian options.
|
|
|
|
|
(md_parse_option): Handle the endian options.
|
|
|
|
|
* config/tc-riscv.h: Only define TARGET_BYTES_BIG_ENDIAN if not
|
|
|
|
|
already defined.
|
|
|
|
|
* configure.tgt: Added riscv64be*, riscv32be*, riscvbe*.
|
|
|
|
|
|
2021-01-05 04:37:49 +08:00
|
|
|
|
2021-01-04 H.J. Lu <hongjiu.lu@intel.com>
|
|
|
|
|
|
|
|
|
|
PR ld/26256
|
|
|
|
|
* config/obj-elf.c (obj_elf_change_section): Also filter out
|
|
|
|
|
SHF_LINK_ORDER.
|
|
|
|
|
|
2021-01-04 08:46:21 +08:00
|
|
|
|
2021-01-04 Alan Modra <amodra@gmail.com>
|
|
|
|
|
|
|
|
|
|
PR 27102
|
|
|
|
|
* symbols.c (S_SET_EXTERNAL): Revise section symbol warning
|
|
|
|
|
message and register symbol error message.
|
|
|
|
|
|
2021-01-04 06:23:37 +08:00
|
|
|
|
2021-01-04 Alan Modra <amodra@gmail.com>
|
|
|
|
|
|
|
|
|
|
PR 27101
|
|
|
|
|
* read.c (s_align): Use a large enough type for "align" to hold
|
|
|
|
|
the result of get_absolute_expression.
|
|
|
|
|
|
2021-01-01 11:51:52 +08:00
|
|
|
|
2021-01-01 Nicolas Boulenguez <nicolas@debian.org>
|
|
|
|
|
|
|
|
|
|
* config/tc-i386.c: Correct comment spelling.
|
|
|
|
|
* config/tc-riscv.c: Likewise.
|
|
|
|
|
* config/tc-s390.c: Correct comment grammar.
|
|
|
|
|
* doc/c-i386.texi: Correct spelling.
|
|
|
|
|
* doc/c-s390.texi: Correct grammar.
|
|
|
|
|
|
2021-01-01 06:58:58 +08:00
|
|
|
|
2021-01-01 Alan Modra <amodra@gmail.com>
|
|
|
|
|
|
|
|
|
|
Update year range in copyright notice of all files.
|
|
|
|
|
|
2021-01-01 07:47:36 +08:00
|
|
|
|
2021-01-01 Hans-Peter Nilsson <hp@bitrange.com>
|
|
|
|
|
|
|
|
|
|
* config/tc-mmix.h (md_single_noop_insn): Change to "swym 0".
|
|
|
|
|
|
2021-01-01 06:47:13 +08:00
|
|
|
|
For older changes see ChangeLog-2020
|
2016-01-01 18:44:31 +08:00
|
|
|
|
|
2021-01-01 06:47:13 +08:00
|
|
|
|
Copyright (C) 2021 Free Software Foundation, Inc.
|
2016-01-01 18:44:31 +08:00
|
|
|
|
|
|
|
|
|
Copying and distribution of this file, with or without modification,
|
|
|
|
|
are permitted in any medium without royalty provided the copyright
|
|
|
|
|
notice and this notice are preserved.
|
|
|
|
|
|
|
|
|
|
Local Variables:
|
|
|
|
|
mode: change-log
|
|
|
|
|
left-margin: 8
|
|
|
|
|
fill-column: 74
|
|
|
|
|
version-control: never
|
|
|
|
|
End:
|